UPD780957 데이터 시트보기 (PDF) - NEC => Renesas Technology
부품명
상세내역
제조사
UPD780957 Datasheet PDF : 326 Pages
| |||
LIST OF FIGURES (4/5)
Figure No.
Title
Page
13-1
13-2
13-3
Block Diagram of Clock Output Controller .................................................................................................. 199
Format of Clock Output Select Register (CKS)........................................................................................... 200
Format of Port Mode Register 3 (PM3)....................................................................................................... 201
14-1
14-2
14-3
14-4
14-5
14-6
14-7
14-8
14-9
14-10
Block Diagram of Serial Interface UART2................................................................................................... 203
Format of Asynchronous Serial Interface Mode Register 2 (ASIM2) .......................................................... 207
Format of Asynchronous Serial Interface Status Register 2 (ASIS2)..........................................................208
Format of Asynchronous Serial Interface Function Register 2 (ASIF2) ...................................................... 209
Format of UART Pin Switching Register (UTCH0)...................................................................................... 210
Format of Asynchronous Serial Interface Transmit/Receive Data (Positive Logic) ..................................... 212
Generation Timing of Asynchronous Serial Interface Transmission Completion Interrupt Request............ 214
Generation Timing of Asynchronous Serial Interface Reception Completion Interrupt Request................. 215
Receive Error Timing .................................................................................................................................. 216
Timing for Clearing RXE2 (to 0) (During UART2 Reception) ...................................................................... 217
15-1
15-2
15-3
15-4
15-5
Block Diagram of Serial Interface SIO3 ...................................................................................................... 218
Format of Serial Operation Mode Register 3 (CSIM3) ................................................................................ 221
Format of Serial Operation Mode Register 3 (CSIM3) (Operation Stop Mode)........................................... 222
Format of Serial Operation Mode Register 3 (CSIM3) (3-Wire Serial I/O Mode) ........................................ 223
Timing of 3-Wire Serial I/O Mode................................................................................................................ 224
16-1
16-2
16-3
16-4
16-5
16-6
16-7
16-8
16-9
16-10
16-11
16-12
16-13
16-14
16-15
Block Diagram of LCD Controller/Driver ..................................................................................................... 226
Block Diagram of LCD Clock Selector ........................................................................................................ 227
Format of LCD Display Mode Register 0 (LCDM0)..................................................................................... 228
Format of LCD Clock Control Register 0 (LCDC0) ..................................................................................... 229
Format of Port Function Control Registers 7 to 9 (PF7 to PF9) .................................................................. 229
Relationship Between LCD Display Data Memory Contents and Segment/Common Outputs ................... 230
Common Signal Waveform......................................................................................................................... 232
Voltages and Phases of Common Signal and Segment Signal .................................................................. 233
Connection Example of LCD Drive Voltage ................................................................................................ 234
Static LCD Display Pattern and Electrode Connections ............................................................................. 235
Connection Example of Static LCD Panel .................................................................................................. 236
Static LCD Driving Waveform Example ...................................................................................................... 237
3-Time-Division LCD Display Pattern and Electrode Connections.............................................................. 238
Connection Example of 3-Time-Division LCD Panel................................................................................... 239
Example of 3-Time-Division LCD Drive Waveform (1/3 Bias)..................................................................... 240
17-1
17-2
17-3
17-4
Basic Configuration of Interrupt Function.................................................................................................... 243
Format of Interrupt Request Flag Registers................................................................................................ 247
Format of Interrupt Mask Flag Registers .................................................................................................... 248
Format of Priority Specification Flag Registers........................................................................................... 249
User’s Manual U13655EJ2V1UD
21
Share Link: 