UPD780957 데이터 시트보기 (PDF) - NEC => Renesas Technology
부품명
상세내역
제조사
UPD780957 Datasheet PDF : 326 Pages
| |||
LIST OF FIGURES (5/5)
Figure No.
Title
Page
17-5
17-6
17-7
17-8
17-9
17-10
17-11
17-12
17-13
17-14
Format of External Interrupt Rising Edge Enable Register (EGP) and External Interrupt Falling Edge
Enable Register (EGN) ...............................................................................................................................250
Configuration of Program Status Word (PSW)............................................................................................251
Flowchart from Non-Maskable Interrupt Request Generation to Acknowledgement...................................253
Timing of Non-Maskable Interrupt Request Acknowledgement ..................................................................253
Non-Maskable Interrupt Request Acknowledgement Operation .................................................................254
Interrupt Request Acknowledgement Program Algorithm ...........................................................................256
Interrupt Request Acknowledgment Timing (Minimum Time)......................................................................257
Interrupt Request Acknowledgement Timing (Maximum Time)...................................................................257
Example of Multiple Interrupt Processing....................................................................................................259
Pending Interrupt Requests ........................................................................................................................261
18-1
18-2
18-3
Standy Function ..........................................................................................................................................262
Release of HALT Mode by Interrupt Request .............................................................................................263
Release of HALT Mode by RESET Input ....................................................................................................264
19-1
19-2
19-3
19-4
Block Diagram of Reset Function................................................................................................................265
Reset Timing by RESET Input ....................................................................................................................266
Reset Timing by Watchdog Timer Overflow................................................................................................266
Reset Timing After Power Application.........................................................................................................266
20-1
20-2
20-3
20-4
20-5
Format of Memory Size Switching Register (IMS) ......................................................................................270
Format of Internal Expansion RAM Size Switching Register (IXS) .............................................................271
Communication Mode Selection Format .....................................................................................................273
Connection of Flashpro III and Flashpro IV Using 3-Wire Serial I/O (SIO3) Mode......................................274
Connection of Flashpro III and Flashpro IV Using UART (UART2) Mode...................................................274
A-1 Development Tool Configuration.................................................................................................................306
A-2 TGC-100SDW Package Drawing (For Reference Only) (Unit: mm)............................................................314
B-1 Distance Between In-Circuit Emulator and Conversion Adapter (1)............................................................315
B-2 Distance Between In-Circuit Emulator and Conversion Adapter (2)............................................................316
B-3 Connection Condition of Target System......................................................................................................316
22
User’s Manual U13655EJ2V1UD
Share Link: 