WED3DL328V 데이터 시트보기 (PDF) - White Electronic Designs Corporation
부품명
상세내역
제조사
WED3DL328V Datasheet PDF : 27 Pages
| |||
White Electronic Designs
WED3DL328V
8Mx32 SDRAM
FEATURES
53% Space Savings vs. Monolithic Solution
Reduced System Inductance and Capacitance
Pinout and Footprint Compatible to SSRAM 119 BGA
3.3V Operating Supply Voltage
Fully Synchronous to Positive Clock Edge
Clock Frequencies of 133MHZ, 125MHZ and 100MHZ
Burst Operation
Sequential or Interleave
Burst Length = Programmable 1, 2, 4, 8 or Full
Page
Burst Read and Write
Multiple Burst Read and Single Write
Data Mask Control Per Byte
Auto and Self Refresh
Automatic and Controlled Precharge Commands
Suspend Mode and Power Down Mode
119 Pin BGA, JEDEC MO-163
DESCRIPTION
The WED3DL328V is an 8Mx32 Synchronous DRAM
configured as 4x2Mx32. The SDRAM BGA is constructed
with two 8Mx16 SDRAM die mounted on a multi-layer
laminate substrate and packaged in a 119 lead, 14mm by
22mm, BGA.
The WED3DL328V is an ideal SDRAM wide I/O memory
solution for all high performance, computer applications
which include Network Processors, DSPs and Functional
ASICs.
The WED3DL328V is available in clock speeds of 133MHZ,
125MHZ and 100MHZ. The range of operating frequencies,
programmable burst lengths and programmable latencies
allow the same device to be useful for a variety of
high bandwidth, high performance memory system
applications.
The package and design provides performance
enhancements via a 50% reduction in capacitance vs.
two monolithic devices. The design includes internal ground
and power planes which reduces inductance on the ground
and power pins allowing for improved decoupling and a
reduction in system noise.
PIN CONFIGURATION
(TOP VIEW)
1
2
3
4
5
6
7
A
VCCQ
NC
BA0
NC
A10
A7
VCCQ
A
B
NC
NC NC/A12* CAS# A11
NC
NC B
C
NC
NC
BA1
VCC
A9
A8
NC C
D DQc
NC
VSS
NC
VSS
NC
DQb D
E DQc DQc
VSS
CE#
VSS
DQb DQb E
F
VCCQ
DQc
VSS
RAS#
VSS
DQb
VCCQ
F
G DQc
DQc
DQMC
NC DQMB DQb DQb G
H DQc DQc
VSS
CKE
VSS
DQb DQb H
J
VCCQ
VCC
NC
VCC
NC
VCC
VCCQ
J
K DQd DQd
VSS
CK
VSS
DQa DQa K
L DQd
DQd
DQMD
NC DQMA DQa DQa L
M
VCCQ
DQd
VSS
WE#
VSS
DQa
VCCQ
M
N DQd DQd
VSS
A1
VSS
DQa DQa N
P DQd
NC
VSS
A0
VSS
NC
DQa P
R
NC
A6
NC
VCC
NC
A2
NC R
T
NC
NC
A5
A4
A3
NC
NC T
U
VCCQ
NC
NC
NC
NC
NC
VCCQ
U
1
2
3
4
5
6
7
*NOTE: Pin B3 is designated as NC/A12. This pin is used for future density upgrades as address pin A12.
PIN DESCRIPTION
A0 – A11
BA0-1
DQ
CK
CKE
DQM
RAS#
CAS#
CE#
VCC
VCCQ
VSS
Address Bus
Bank Select Addresses
Data Bus
Clock
Clock Enable
Data Input/Output Mask
Row Address Strobe
Column Address Strobe
Chip Enable
Power Supply pins, 3.3V
Data Bus Power Supply pins,3.3V
Ground pins
White Electronic Designs Corp. reserves the right to change products or specifications without notice.
June, 2002
Rev. 1
1
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
Share Link: 