WM8805 데이터 시트보기 (PDF) - Wolfson Microelectronics plc

부품명

상세내역

제조사

WM8805

8:1 Digital Interface Transceiver with PLL

Wolfson Microelectronics plc 

Production Data

MASTER CLOCK TIMING

MCLK

tMCLKL

tMCLKH

tMCLKY

WM8805

Figure 1 Master Clock Timing Requirements

Test Conditions

PVDD = 3.3V, DVDD = 3.3V, PGND = 0V, DGND = 0V, TA = +25oC, fs = 48kHz, MCLK = 256fs unless stated.

PARAMETER

SYMBOL

System Clock Timing Information – Slave Mode

MCLK System clock cycle time

MCLK System clock pulse width high

MCLK System clock pulse width low

MCLK Duty cycle

tMCLKY

tMCLKH

tMLCKL

TEST CONDITIONS

MIN

27

11

11

40:60

TYP

MAX

60:40

Table 1 Slave Mode MCLK Timing Requirements

UNIT

ns

ns

ns

%

DIGITAL AUDIO INTERFACE – MASTER MODE

BCLK

LRCLK

DOUT

tDL

tDDA

DIN

tDST

tDHT

Figure 2 Digital Audio Data Timing – Master Mode

Test Conditions

PVDD = 3.3V, DVDD = 3.3V, PGND = 0V, DGND = 0V, TA = +25oC, fs = 48kHz, MCLK = 256fs unless stated.

PARAMETER

SYMBOL

Audio Data Input Timing Information

LRCLK propagation delay from

tDL

BCLK falling edge

DOUT propagation delay from

tDDA

BCLK falling edge

DIN setup time to BCLK rising

tDST

edge

DIN hold time from BCLK rising

tDHT

edge

Table 2 Digital Audio Data Timing – Master Mode

TEST CONDITIONS

MIN

TYP

MAX

0

10

0

10

10

10

UNIT

ns

ns

ns

ns

w

PD Rev 4.1 September 07

7

Share Link: