DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

EL5221CY-T7 데이터 시트보기 (PDF) - Elantec -> Intersil

부품명
상세내역
제조사
EL5221CY-T7
Elantec
Elantec -> Intersil Elantec
EL5221CY-T7 Datasheet PDF : 13 Pages
First Prev 11 12 13
EL5221C
Dual 12MHz Rail-to-Rail Input-Output Buffer
determine if load conditions need to be modified for the
buffer to remain in the safe operating area.
The maximum power dissipation allowed in a package is
determined according to:
PDMAX = T----J---M-----A----X--Θ----J---AT----A----M-----A----X--
where:
TJMAX = Maximum Junction Temperature
TAMAX= Maximum Ambient Temperature
ΘJA = Thermal Resistance of the Package
PDMAX = Maximum Power Dissipation in the
Package
The maximum power dissipation actually produced by
an IC is the total quiescent supply current times the total
power supply voltage, plus the power in the IC due to the
loads, or:
PDMAX = Σi[VS × ISMAX + (VS+ VOUTi ) × ILOADi ]
the devices power derating curves. To ensure proper
operation, it is important to observe the recommended
derating curves shown in Figure 3 and Figure 4.
Package Mounted on a JEDEC JESD51-7 High
Effective Thermal Conductivity Test Board
1
870mW
MAX TJ=125°C
0.8
0.6
435mW
0.4
MSOP-8 115°C/W
0.2
SOT23-6 230°C/W
0
0
25
50
75 85 100
125
150
Ambient Temperature (°C)
Figure 3. Package Power Dissipation vs
Ambient Temperature
when sourcing, and
PDMAX = Σi[VS × ISMAX + (VOUTi VS- ) × ILOADi ]
when sinking.
where:
i = 1 to 2 for Dual Buffer
VS = Total Supply Voltage
ISMAX = Maximum Supply Current Per Channel
VOUTi = Maximum Output Voltage of the
Application
ILOADi = Load Current
If we set the two PDMAX equations equal to each other,
we can solve for RLOADi to avoid device overheat. Fig-
ure 3 and Figure 4 provide a convenient way to see if the
device will overheat. The maximum safe power dissipa-
tion can be found graphically, based on the package type
and the ambient temperature. By using the previous
equation, it is a simple matter to see if PDMAX exceeds
Package Mounted on a JEDEC JESD51-3 Low
Effective Thermal Conductivity Test Board
0.6
486mW
0.5
MAX TJ=125°C
0.4
0.3
0.2
391mW
SOT23-6M2S5O6°PC-8/W206°C/W
0.1
0
0
25
50
75 85 100
125
150
Ambient Temperature (°C)
Figure 4. Package Power Dissipation vs
Ambient Temperature
Unused Buffers
It is recommended that any unused buffer have the input
tied to the ground plane.
11

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]