74LVC125AD-Q100(2013) 데이터 시트보기 (PDF) - Nexperia B.V. All rights reserved

부품명

상세내역

제조사

74LVC125AD-Q100
(Rev.:2013)

Quad buffer/line driver with 5 V tolerant input/outputs; 3-state

Nexperia B.V. All rights reserved 

Nexperia

74LVC125A-Q100

Quad buffer/line driver with 5 V tolerant input/outputs; 3-state

tW

VI 90 %

negative

pulse

VM

10 %

0V

tf

VI

positive

pulse

tr

90 %

VM

10 %

0V

tW

VM

tr

tf

VM

VI

G

VCC

VO

DUT

VEXT

RL

RT

CL

RL

001aae331

Fig 8.

Test data is given in Table 9.

Definitions for test circuit:

RL = Load resistance.

CL = Load capacitance including jig and probe capacitance.

RT = Termination resistance should be equal to output impedance Zo of the pulse generator.

VEXT = External voltage for measuring switching times.

Test circuit for measuring switching times

Table 9. Test data

Supply voltage

1.2 V

1.65 V to 1.95 V

2.3 V to 2.7 V

2.7 V

3.0 V to 3.6 V

Input

VI

VCC

VCC

VCC

2.7 V

2.7 V

tr, tf

 2 ns

 2 ns

 2 ns

 2.5 ns

 2.5 ns

Load

CL

30 pF

30 pF

30 pF

50 pF

50 pF

RL

1 k

1 k

500 

500 

500 

VEXT

tPLH, tPHL

open

open

open

open

open

tPLZ, tPZL

2  VCC

2  VCC

2  VCC

2  VCC

2  VCC

tPHZ, tPZH

GND

GND

GND

GND

GND

74LVC125A_Q100

Product data sheet

All information provided in this document is subject to legal disclaimers.

Rev. 1 — 4 April 2013

© Nexperia B.V. 2017. All rights reserved

8 of 15

Share Link: