CY7C1061DV18-15BV1XI 데이터 시트보기 (PDF) - Cypress Semiconductor

부품명

상세내역

제조사

CY7C1061DV18-15BV1XI

16-Mbit (1M × 16) Static RAM

Cypress Semiconductor 

CY7C1061DV18

Switching Waveforms(continued)

Figure 9. Write Cycle No. 3 (WE Controlled, OE Low) [21, 22, 23]

tWC

ADDRESS

CE

tSA

WE

BHE, BLE

DATA I/O

tSCE

tAW

tHA

tPWE

tBW

tHZWE

tSD

DATA IN VALID

tHD

tLZWE

Notes

21. Data I/O is high impedance if OE or BHE and/or BLE = VIH.

22. If CE1 goes HIGH simultaneously with WE going HIGH, the output remains in a high impedance state.

23. CE is a shorthand combination of both CE1 and CE2 combined. It is active LOW.

Document Number: 001-08350 Rev. *I

Page 11 of 18

Share Link: