DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

RC224ATLV 데이터 시트보기 (PDF) - Conexant Systems

부품명
상세내역
제조사
RC224ATLV
Conexant
Conexant Systems Conexant
RC224ATLV Datasheet PDF : 104 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
RC224ATL/224ATLV
EmbeddedModem Family
2.0 Hardware Interface
2.1 Hardware Interface
Interrupt Identifier
Register (Addr = 2)
The Interrupt Identifier Register (IIR) identifies the existence and type of
prioritized pending interrupts. Four priority levels are set to assist interrupt
processing in the host.
When addressed during chip-select time, the IIR freezes the highest priority
interrupt pending and acknowledges no other interrupts until the particular
interrupt is serviced by the host.
7
6
5
4
3
2
1
0
0
0
0
0
0
PL1
PL0
IP
Bits 3-7:
PL0-1
IP
Not used (always 0).
Highest Priority Pending Interrupt. These two bits identify
the highest priority pending interrupt.
Priority
2
1
Level
Pending Interrupt
1
1
(highest) Receiver Line Status
1
0
2
Receiver Buffer Full
0
1
3
Transmitter Holding Register
Empty
0
0
4
Modem Status
Interrupt Pending. When this bit is a logic 0, an interrupt is
pending. When this bit is a logic 1, no interrupt is pending.
This bit can be used in a hardwired prioritized or polled
environment to indicate whether an interrupt is pending. If an
interrupt is pending, the IIR contents can be used as a pointer
to the appropriate interrupt service routine in the host.
D224ATLVDSC
Conexant
2-7

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]