DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

CPC7592 데이터 시트보기 (PDF) - Clare Inc => IXYS

부품명
상세내역
제조사
CPC7592
Clare
Clare Inc => IXYS Clare
CPC7592 Datasheet PDF : 20 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
CPC7592
1.6 Switch Specifications
1.6.1 Break Switches, SW1 and SW2
Parameter
Test Conditions
Symbol Minimum Typical Maximum
Unit
VSW1 (differential) = TLINE to TBAT
VSW2 (differential) = RLINE to RBAT
All-Off state.
+25° C,
VSW (differential) = -320 V to gnd
0.1
Off-State
VSW (differential) = +260 V to -60 V
Leakage Current
+85° C,
VSW (differential) = -330 V to gnd
ISW
-
0.3
1
μA
VSW (differential) = +270 V to -60 V
-40° C,
VSW (differential) = -310 V to gnd
0.1
VSW (differential) = +250 V to -60 V
ISW(on) = ±10 mA, ±40 mA,
RBAT and TBAT = -2 V
On Resistance
+25° C
14.5
-
+85° C
RON
-
20.5
28
Ω
-40° C
10.5
-
On Resistance
Matching
Per SW1 & SW2 On Resistance test
conditions.
ΔRON
-
VSW (on) = ±10 V, +25° C
-
DC current limit
VSW (on) = ±10 V, +85° C
ISW
80
VSW (on) = ±10 V, -40° C
-
Dynamic current limit
(t = <0.5 μs)
Break switches on, all other switches
off. Apply ±1 kV 10x1000 μs pulse with
appropriate protection in place.
ISW
-
+25° C, Logic inputs = gnd,
VSW (TLINE, RLINE) = ±320 V
-
Logic input to switch
output isolation
+85° C, Logic inputs = gnd,
VSW (TLINE, RLINE) = ±330 V
ISW
-
-40° C, Logic inputs = gnd,
VSW (TLINE, RLINE) = ±310 V
-
dv/dt sensitivity
-
-
-
0.15
0.8
Ω
300
-
160
mA
400
425
2.5
-
A
0.1
0.3
1
μA
0.1
500
-
V/μs
4
www.clare.com
R03

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]