DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

DS1321 데이터 시트보기 (PDF) - Dallas Semiconductor -> Maxim Integrated

부품명
상세내역
제조사
DS1321
Dallas
Dallas Semiconductor -> Maxim Integrated Dallas
DS1321 Datasheet PDF : 12 Pages
First Prev 11 12
NOTES:
1. All voltages referenced to ground.
DS1321
2. Measured with outputs open circuited.
3. ICCO1 is the maximum average load which the DS1321 can supply to attached memories at VCCO ³
VCCI -0.2V.
4. ICCO2 is the maximum average load which the DS1321 can supply to attached memories at VCCO ³
VCCI -0.3V.
5. All inputs within 0.3V of ground or VCCI.
6. ICCO3 is the maximum average load current which the DS1321 can supply to the memories in the
battery backup mode at VCCO ³ VBAT -0.2V.
7. Measured with a load as shown in Figure 1.
8. Chip Enable Outputs CEO1 - CEO4 can only sustain leakage current in the battery backup mode.
9. CEO1 through CEO4 will be held high for a time equal to tREC after VCCI crosses VCCTP on power-up.
10. BW and RST are open drain outputs and, as such, cannot source current. External pullup resistors
should be connected to these pins for proper operation. Both BW and RST can sink 10 mA.
11. tCE maximum must be met to ensure data integrity on power down.
12. In battery backup mode, inputs must never be below ground or above VCCO.
13. The DS1321 is recognized by Underwriters Laboratory (U.L.®) under file E99151.
DC TEST CONDITIONS
Outputs Open
All voltages are referenced to ground
OUTPUT LOAD Figure 3
AC TEST CONDITIONS
Output Load: See below
Input Pulse Levels: 0 - 3.0V
Timing Measurement Reference Levels
Input: 1.5V
Output: 1.5V
Input pulse Rise and Fall Times: 5 ns
*INCLUDING SCOPE AND JIG CAPACITANCE
11 of 12

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]