LTC1264-7 데이터 시트보기 (PDF) - Linear Technology
부품명
상세내역
제조사
LTC1264-7 Datasheet PDF : 16 Pages
| |||
LTC1264-7
PI FU CTIO S
NC Pin (1, 5, 8, 13)
Pins 1, 5, 8 and 13 are not connected to any internal circuit
point on the device and should be preferably tied to analog
ground.
Filter Input Pin (2)
The input pin is connected internally through a 50k resis-
tor tied to the inverting input of an op amp.
Analog Ground Pins (3, 5)
The filter performance depends on the quality of the
analog signal ground. For either dual or single supply
operation, an analog ground plane surrounding the pack-
age is recommended. The analog ground plane should be
connected to any digital ground at a single point. For dual
supply operation, pin 3 should be connected to the analog
ground plane. For single supply operation pin 3 should be
biased at 1/2 supply and should be bypassed to the analog
ground plane with at least a 1µF capacitor (Figure 3). For
single 5V operation at the highest fCLK of 2MHz, pin 3
should be biased at 2V. This minimizes passband gain and
phase variations.
VIN
V+
0.1µF
V–
1
14
2
13 0.1µF
3
12
4 LTC1264-7 11
200Ω
CLOCK SOURCE
5
10 V+
6
9
7
8
GND
+
DIGITAL SUPPLY
VOUT
1264-7 F02
Figure 2. Dual Supply Operation for an fCLK/fCUTOFF = 25:1
VIN
V+
10k
10k
0.1µF
1
14
2
13
3
12
4 LTC1264-7 11
5
10
6
9
7
8
+
1µF
200Ω
V+
CLOCK SOURCE
GND
+
DIGITAL SUPPLY
VOUT
1264-7 F03
Figure 3. Single Supply Operation for an fCLK/fCUTOFF = 25:1
Power Supply Pins (4, 12)
The V+ (pin 4) and the V – (pin 12) should each be
bypassed with a 0.1µF capacitor to an adequate analog
ground. The filter’s power supplies should be isolated
from other digital or high voltage analog supplies. A low
noise linear supply is recommended. Using a switching
power supply will lower the signal-to-noise ratio of the
filter. The supply during power-up should have a slew rate
less than 1V/µs. When V+ is applied before V – and V – is
allowed to go above ground, a signal diode should clamp
V – to prevent latch-up. Figures 2 and 3 show typical
connections for dual and single supply operation.
Filter Output Pins (6, 9)
Pin 9 is the specified output of the filter; it can typically
source 3mA and sink 1mA. Driving coaxial cables or
resistive loads less than 20k will degrade the total har-
monic distortion of the filter. When evaluating the device’s
distortion an output buffer is required. A noninverting
buffer, Figure 4, can be used provided that its input
common-mode range is well within the filter’s output
swing. Pin 6 is an intermediate filter output providing an
unspecified 6th order lowpass filter. Pin 6 should not be
loaded.
–
LT1220
1k +
1264-7 F04
Figure 4. Buffer for Filter Output
12647fa
10
Share Link: 