DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

M5M44260CJ-5 데이터 시트보기 (PDF) - MITSUBISHI ELECTRIC

부품명
상세내역
제조사
M5M44260CJ-5 Datasheet PDF : 29 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
MITSUBISHI LSIs
M5M44260CJ,TP-5,-6,-7,-5S,-6S,-7S
FAST PAGE MODE 4194304-BIT (262144-WORD BY 16-BIT) DYNAMIC RAM
TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh and Fast-Page Mode Cycles)
(Ta=0~70˚C, VCC=5V±10%, VSS=0V, unless otherwise noted, see notes 6,13,14)
Limits
Symbol
Parameter
M5M44260C-5,-5S M5M44260C-6,-6S M5M44260C-7,-7S Unit
Min Max Min Max Min Max
tREF
tREF
tRP
tRCD
tCRP
tRPC
tCPN
tRAD
tASR
tASC
tRAH
tCAH
tDZC
tDZO
tCDD
tODD
tT
Refresh cycle time
Refresh cycle time *
RAS high pulse width
Delay time, RAS low to CAS low
Delay time, CAS high to RAS low
Delay time, RAS high to CAS low
CAS high pulse width
Column address delay time from RAS low
Row address setup time before RAS low
Column address setup time before CAS low
Row address hold time after RAS low
Column address hold time after CAS low
Delay time, data to CAS low
Delay time, data to OE low
Delay time, CAS high to data
Delay time, OE high to data
Transition time
8.2
8.2
8.2
ms
128
128
128
ms
30
40
50
ns
(Note 15) 18
37
20
45
20
50
ns
5
5
5
ns
0
0
0
ns
10
10
10
ns
(Note 16) 13
25
15
30
15
35
ns
0
0
0
ns
(Note 17) 0
7
0
10
0
10
ns
8
10
10
ns
13
15
15
ns
(Note 18) 0
0
0
ns
(Note 18) 0
0
0
ns
(Note 19) 13
15
20
ns
(Note 19) 13
15
20
ns
(Note 20) 1
50
1
50
1
50
ns
Note 13: The timing requirements are assumed tT =5ns.
14: VIH(min) and VIL(max) are reference levels for measuring timing of input signals.
15: tRCD(max) is specified as a reference point only. If tRCD is less than tRCD(max), access time is tRAC. If tRCD is greater than tRCD(max), access time is
controlled exclusively by tCAC or tAA.
16: tRAD(max) is specified as a reference point only. If tRAD tRAD(max) and tASC tASC(max), access time is controlled exclusively by tAA.
17: tASC(max) is specified as a reference point only. If tRCD tRCD(max) and tASC tASC(max), access time is controlled exclusively by tCAC.
18: Either tDZC or tDZO must be satisfied.
19: Either tCDD or tODD must be satisfied.
20: tT is measured between VIH(min) and VIL(max).
Read and Refresh Cycles
Symbol
Parameter
tRC
Read cycle time
tRAS
RAS low pulse width
tCAS
CAS low pulse width
tCSH
CAS hold time after RAS low
tRSH
RAS hold time after CAS low
tRCS
Read setup time before CAS low
tRCH
Read hold time after CAS high
tRRH
Read hold time after RAS high
tRAL
Column address to RAS hold time
tOCH
CAS hold time after OE low
tORH
RAS hold time after OE low
Note 21: Either tRCH or tRRH must be satisfied for a read cycle.
Limits
M5M44260C-5,-5S M5M44260C-6,-6S M5M44260C-7,-7S Unit
Min Max Min Max Min Max
90
110
130
ns
50 10000 60 10000 70 10000 ns
13 10000 15 10000
20 10000
ns
50
60
70
ns
13
15
20
ns
0
0
0
ns
(Note 21) 0
0
0
ns
(Note 21) 0
0
0
ns
25
30
35
ns
13
15
20
ns
13
15
20
ns
5
M5M44260CJ,TP-5,-5S : Under development

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]