HSP43216(1999) 데이터 시트보기 (PDF) - Intersil

부품명

상세내역

제조사

HSP43216
(Rev.:1999)

Halfband Filter

Intersil 

HSP43216

7 TAP HALFBAND FILTER

..,X2,X1,X0

..X1,0,X0,0

2

...,Y1,Y0

C0 C1 C2 C3 C4 C5 C6

Y(0) = 0(C0)+X0(C1)+0(C2)+X1(C3)+0(C4)+X2(C5)+0(C6)

Y(1) = X0(C0)+0(C1)+X1(C2)+0(C3)+X2(C4)+0(C5)+X3(C6)

Y(2) = 0(C0)+X1(C1)+0(C2)+X2(C3)+0(C4)+X3(C5)+0(C6)

Y(3) = X1(C0)+0(C1)+X2(C2)+0(C3)+X3(C4)+0(C5)+X4(C6)

FIGURE 9. TRANSVERSAL IMPLEMENTATION OF

INTERPOLATE BY TWO HALFBAND FILTER

EVEN TAP FILTER

...,X2,X1,X0

..,Y5,Y3,Y1

C0 C2 C4 C6

ODD TAP FILTER

M ..,Y2,Y1,Y0

U

X

R

E

G

C1 C3 C5 ..,Y4,Y2,Y0

Y0 = X0(C1)+X1(C3)+X2(C5)

Y1 = X0(C0)+X1(C2)+X2(C4)+X3(C6)

Y2 = X1(C1)+X2(C3)+X3(C5)

In the polyphase implementation, the input data stream

feeds even and odd tap filters running at the input sample

rate. The interpolated sample stream is derived by

multiplexing the output of each polyphase branch into a

single data stream at twice the input sample rate. As in the

Decimate by Two example, the even or odd tap filters are

comprised of the even or odd indexed coefficients from the

original transversal filter.

The operation of the HSP43216 in Interpolate by Two mode

is analogous to the polyphase example above. In this mode

the internal data flow is routed as shown in Figure 11A and

Figure 11B. The different data flows depend on the selection

of internal or external multiplexing via INT/EXT. In this mode,

data input through AIN0-15 is fed to the even and odd

polyphase branches of the filter processor. The output of

each branch is multiplexed together to generate the output

data stream at the interpolated rate. NOTE: The output of

each polyphase branch is scaled by two to compensate

for the attenuation of one half caused by interpolation.

FIGURE 10. POLYPHASE IMPLEMENTATION OF INTERPOLATE

BY TWO HALFBAND FILTER

AIN0-15 R R

EE

GG

† Clocked at CLK/2

†

R

E

G

1

†

1

R

E

G

† PIPELINE DELAY 2-35

† † GROUP DELAY 19

R

E

G

EVEN TAP

FILTER

† PIPELINE DELAY 19

† † GROUP DELAY 19

R

E

G

ODD TAP

FILTER

†

R

E

G

2

2

†

R

E

G

R

E

G

M R F R R AOUT0-15

U N ME E

X DT GG

OEA

AIN0-15 R

E

G

FIGURE 11A. DATA FLOW DIAGRAM FOR INTERPOLATE BY 2 FILTER MODE (INT/EXT = 1)

PIPELINE DELAY 2-35

GROUP DELAY 19

R

R

E

E

G

G

R

E

G

EVEN TAP

FILTER

R

E

G

1

1

R

E

G

PIPELINE DELAY 19

GROUP DELAY 19

R

E

G

ODD TAP

FILTER

1

1

R

E

G

RFRR

NME E

D TGG

OEA

AOUT0-15

RFRR

NME E

D TGG

BOUT0-15

OEB

FIGURE 11B. DATA FLOW DIAGRAM FOR INTERPOLATE BY 2 FILTER MODE (INT/EXT = 0)

3-203

Share Link: