X24C01 데이터 시트보기 (PDF) - IC MICROSYSTEMS

부품명

상세내역

제조사

X24C01

128 x 8 Bit Serial E2PROM

IC MICROSYSTEMS 

X24C01

DEVICE OPERATION

The X24C01 supports a bidirectional bus oriented pro-

tocol. The protocol defines any device that sends data

onto the bus as a transmitter and the receiving device as

the receiver. The device controlling the transfer is a

master and the device being controlled is the slave. The

master will always initiate data transfers and provide the

clock for both transmit and receive operations. There-

fore, the X24C01 will be considered a slave in all

applications.

Figure 1. Data Validity

Clock and Data Conventions

Data states on the SDA line can change only during SCL

LOW. SDA state changes during SCL HIGH are re-

served for indicating start and stop conditions. Refer to

Figures 1 and 2.

Start Condition

All commands are preceded by the start condition,

which is a HIGH to LOW transition of SDA when SCL is

HIGH. The X24C01 continuously monitors the SDA and

SCL lines for the start condition and will not respond to

any command until this condition has been met.

SCL

SDA

DATA STABLE DATA

CHANGE

3837 FHD F06

3

Share Link: