DNC3X3625 데이터 시트보기 (PDF) - Agere -> LSI Corporation
부품명
상세내역
제조사
DNC3X3625 Datasheet PDF : 32 Pages
| |||
Advance Data Sheet
March 2000
DNC3X3625
10/100 Mbits/s Ethernet Transceiver Macrocell
Signal Information (continued)
Table 5. Clock and Reset Signals
Signal
Type
Name/Description
EN_RMCK
RMCLK
IN125
EN_XTL
XLO
XHI
CLK25RAW
RMCLKRAW
SLOWCLK[5:0]
HWRESET
POR
RST_BUSY[5:0]
RST_10_BUSY[5:0]
RST_TX_BUSY[5:0]
BYPPD125
BYPPD160
CK125_BUF
CK160
CK125P
I
Enable RMCLK. When high, this signal selects RMCLK as the clock input.
This signal and EN_XTL cannot be high simultaneously.
PADI*
Primary Input Clock. The frequency of this clock can be either 125 MHz or
50 MHz. IN125 is used to indicate the appropriate frequency. This clock input
is used when EN_RMCK is high.
I
Input Clock Frequency Select. When high, this signal will indicate that the
frequency of RMCLK is 125 MHz; else the clock frequency is 50 MHz.
4
I
Enable Crystal Input. This signal, when high, will select the crystal input
(XLO) as the clock input. This signal and EN_RMCK cannot be high simulta-
neously.
PADI† Crystal Oscillator Input. A 25 MHz crystal ± 25 ppm can be connected
across XLO and XHI. Alternately, a 25 MHz external CMOS oscillator can be
connected to this input. This clock input is used when EN_XTL is high.
PADO Crystal Oscillator Output. This pad does not have to be bonded out if crystal
(optional) is not used.
O
CLK25RAW. 25 MHz output clock.
O
RMCLKRAW. Buffered version of the RMCLK. This is either 50 MHz or
125 MHz, depending on RMCLK frequency.
O
24 Hz Clock Output. This is a 24 Hz output signal.
I
Full-Chip Reset. Reset is active-high. The RST_BUSY signal will go low
when reset is complete. 10Base-T and 100Base-TX/-FX are in reset until
enabled and take 1.3 ms to come out of reset.
I
Power-On Reset. If a powerup reset (PUR) cell from ASIC library is not used,
then tie this input low.
O
Reset Busy. This signal indicates that the DNC3X3625 is in reset.
O
10Base-T in Reset. This signal indicates that the 10 Mbits/s logic is in reset.
O
100Base-TX Reset. This signal indicates that the 100 Mbits/s logic is in reset.
I
This pin, when high, powers up the 125 MHz PLL permanently, allowing
CK125P to be used for external logic at all times.
I
This pin, when high, powers up the 160 MHz PLL permanently, allowing
CK160 to be used for external logic at all times.
I
This pin is the feedback for CK125P. Normally this will be connected to
CK125P or any external chip clock buffers for CK125P.
O
This is a 160 MHz output clock; this will be available if 10Base-T is enabled or
BYPPD160 is high.
O
This is a 125 MHz output clock, which must be fed back to CK125_BUF. This
will be available when in 100Base-Tx mode or if BYPPD125 is high or if IN125
is high.
* Double bonded with XLO.
† Double bonded with RMCLK.
9
Share Link: 