GS841Z18AT 데이터 시트보기 (PDF) - Giga Semiconductor

부품명

상세내역

제조사

GS841Z18AT

4Mb Pipelined and Flow Through Synchronous NBT SRAMs

Giga Semiconductor 

GS841Z18/36AT-180/166/150/100

Flow Through Mode Data I/O State Diagram

BW

R

High Z

(Data In)

D

WR

High Z

B

D

RB

Data Out

W (Q Valid)

D

Key

Input Command Code

ƒ Transition

Current State (n)

Next State (n+1)

n

n+1

Clock (CK)

Notes

1. The Hold command (CKE Low) is not

shown because it prevents any state change.

2. W, R, B, and D represent input command

codes as indicated in the Truth Tables.

n+2

n+3

Command

ƒ

ƒ

ƒ

ƒ

Current State

Next State

Current State and Next State Definition for: Pipeline and Flow Through Read Write Control State Diagram

Rev: 1.02 11/2004

9/30

Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.

© 2001, GSI Technology

Share Link: