HM10S604 데이터 시트보기 (PDF) - Hyundai Micro Electronics

부품명

상세내역

제조사

HM10S604

CMOS TFT-LCD SOURCE DRIVER

Hyundai Micro Electronics 

HM10S604 PRELIMINARY SPEC

• Terminal function

TERMINAL

I/O

NAME

FUNCTION

DESCRIPTION

DA0 - DA5 Port1

DB0 - DB5 Image signal input

I

Image signal input terminal

DC0 - DC5 terminal

Inputs image signals with a 36-bit width

: 6bit gradation data X 6 dots(for 2 pixels)

DD0 - DD5 Port2

Data inputs which select between one of 64 voltages

DE0 - DE5 Image signal input

I

Dx0 : LSB, Dx5 : MSB

DF0 - DF5 terminal

Internal shift register’s start pulse

DEIO1

DEIO2

Start pulse I/O

terminal

Shift direction

L/R

selection signal

input terminal

I/O

L/R=H

DEIO1

DEIO2

Right shift input

Right shift output

Shift direction selection signal

I Right shift (OUT1 ---> OUT420) : H

Left shift (OUT420 ---> OUT1) : L

L/R=L

Left shift output

Left shift input

DCLK

Shift clock Input

terminal

Shift register clock input terminal

I

Writes the display data to the data register at the leading edge

VDD1

VDD2

Power supply

VDD1 Power supply for digital circuits.

P

VDD2 Power supply for analog circuits.

VSS

GHxx /

GLxx

LOAD

Ground

G

Gamma correction

reference potential I

input terminal

Latch input terminal I

Ground for digital and analog

Potential input terminal for gamma correction

GH63 : The highest voltage in high voltage range.(necessary)

GH0 : The lowest voltage in high voltage range .(necessary)

GL0 : The highest voltage in low voltage range .(necessary)

GL63 : The lowest voltage in low voltage range .(necessary)

GH47/GL47, GH31/GL31, GH15/GL15

: Intermediate D/A voltage references (optional)

Latches the data register contents with leading edge, transfers

it to the D/A converter, and outputs the gradation voltage with

trailing edge.

POLC

Polarity control

terminal

POLC= L : odd numbered outputs : GH63 ~ GH0

even numbered outputs : GL0 ~ GL63

I

POLC= H : odd numbered outputs : GL0 ~ GL63

even numbered outputs : GH63 ~ GH0

RVRS1

RVRS2

Input data reverse

terminal

Selects reversal/non-reversal of input data

RVRS1 : controls reversal/non-reversal of port1.

RVRS2 : controls reversal/non-reversal of port2.

I RVRS1,2 = H : reversal

RVRS1,2 = L : non-reversal

This terminal can be processed within TCP. H & L are

identified at the leading edge of each DCLK, like the data.

• CONFIDENTIAL & PROPRIETARY


 

Share Link: