MT89L85AN1 데이터 시트보기 (PDF) - Zarlink Semiconductor Inc
부품명
상세내역
제조사
MT89L85AN1 Datasheet PDF : 25 Pages
| |||
MT89L85
Data Sheet
Pin Description
Pin #
Name
44
PLCC
48 SSOP
Description
23
24 R/W Read/Write (Input). This input controls the direction of the data bus lines (D0-D7) during a
microprocessor access.
24
25-27
29-33
34
35-39
41-43
44
1
6,18,
28,40
26
CS Chip Select (Input). Active low input enabling a microprocessor read or write of control
register or internal memories.
27-29 D7-D0 Data Bus 7 to 0 (Bidirectional). These pins provide microprocessor access to data in the
31-35
internal control register, connect memory high, connect memory low and data memory.
1,25,37
38-42
44-46
VSS Ground Rail.
STo7- ST-BUS Outputs 7 to 0 (Three-state Outputs). Serial data output streams. These streams are
STo0 composed of 32 channels at data rates of 2.048 Mbit/s.
47 ODE Output Drive Enable (Input). This is an output enable for the STo0 to STo7 serial outputs. If
this input is low STo0-7 are high impedance. If this input is high each channel may still be put
into high impedance by software control.
48 CSTo Control ST-BUS Output (Output). This output is a 2.048 Mb/s line which contains 256 bits
per frame. The level of each bit is controlled by the contents of the CSTo bit in the Connect
Memory high locations.
6,19,30,4 NC No Connection.
3
Functional Description
With the integration of voice, video and data services into the same network, there has been an increasing demand
for systems which ensure that data at N x 64 Kbit/s rates maintain frame sequence integrity while being transported
through time slot interchange circuits. Existing requirements demand time slot interchange devices performing
switching with constant throughput delay while guaranteeing minimum delay for voice channels.
The MT89L85 device provides both functions and allows existing systems based on the MT8985 to be easily
upgraded to maintain the data integrity while multiple channel data are transported. The device is designed to
switch 64 kbit/s PCM or N x 64 kbit/s data. The MT89L85 can provide both frame integrity for data applications and
minimum throughput switching delay for voice applications on a per channel basis.
By using Zarlink Message mode capability, the microprocessor can access input and output time slots on a per
channel basis to control devices such as the Zarlink MT8972, ISDN Transceivers and T1/CEPT trunk interfaces
through the ST-BUS interface. Different digital backplanes can be accepted by the MT89L85 device without user's
intervention. The MT89L85 device provides an internal circuit that automatically identifies the polarity and format of
frame synchronization input signals compatible to ST-BUS and GCI interfaces.
Device Operation
A functional block diagram of the MT89L85 device is shown in Figure 1. The serial ST-BUS streams operate
continuously at 2.048 Mb/s and are arranged in 125 µs wide frames each containing 32 8-bit channels. Eight input
(STi0-7) and eight output (STo0-7) serial streams are provided in the MT89L85 device allowing a complete 256 x
256 channel non-blocking switch matrix to be constructed. The serial interface clock for the device is 4.096 MHz, as
required in ST-BUS and GCI specifications.
3
Zarlink Semiconductor Inc.
Share Link: 