ADG5412(Rev0) 데이터 시트보기 (PDF) - Analog Devices
부품명
상세내역
제조사
ADG5412 Datasheet PDF : 20 Pages
| |||
ADG5412/ADG5413
Parameter
Total Harmonic Distortion + Noise
−3 dB Bandwidth
Insertion Loss
CS (Off )
CD (Off )
CD (On), CS (On)
POWER REQUIREMENTS
IDD
ISS
VDD/VSS
25°C
0.007
160
−0.6
17
17
60
50
70
0.001
−40°C to +85°C
−40°C to +125°C
110
±9/±22
Unit
% typ
MHz typ
dB typ
pF typ
pF typ
pF typ
μA typ
μA max
μA typ
V min/V max
Test Conditions/Comments
RL = 1 kΩ, 20 V p-p, f = 20 Hz to
20 kHz; see Figure 28
RL = 50 Ω, CL = 5 pF;
see Figure 29
RL = 50 Ω, CL = 5 pF, f = 1 MHz;
see Figure 29
VS = 0 V, f = 1 MHz
VS = 0 V, f = 1 MHz
VS = 0 V, f = 1 MHz
VDD = +22 V, VSS = −22 V
Digital inputs = 0 V or VDD
Digital inputs = 0 V or VDD
GND = 0 V
1 Guaranteed by design; not subject to production test.
12 V SINGLE SUPPLY
VDD = 12 V ± 10%, VSS = 0 V, GND = 0 V, unless otherwise noted.
Table 3.
Parameter
ANALOG SWITCH
Analog Signal Range
On Resistance, RON
On-Resistance Match Between Channels,
∆RON
On-Resistance Flatness, RFLAT (ON)
LEAKAGE CURRENTS
Source Off Leakage, IS (Off )
Drain Off Leakage, ID (Off )
Channel On Leakage, ID (On), IS (On)
DIGITAL INPUTS
Input High Voltage, VINH
Input Low Voltage, VINL
Input Current, IINL or IINH
Digital Input Capacitance, CIN
DYNAMIC CHARACTERISTICS1
tON
tOFF
25°C −40°C to +85°C −40°C to +125°C Unit
19
22 27
0.4
0.8 1
4.4
5.5 6.5
0 V to VDD
31
1.2
7.5
V
Ω typ
Ω max
Ω typ
Ω max
Ω typ
Ω max
±0.05
±0.25 ±0.75
±3.5
±0.05
±0.25 ±0.75
±3.5
±0.1
±0.4 ±2
±12
nA typ
nA max
nA typ
nA max
nA typ
nA max
0.002
2.5
2.0
V min
0.8
V max
μA typ
±0.1
μA max
pF typ
225
296 358
403
150
187 222
247
ns typ
ns max
ns typ
ns max
Test Conditions/Comments
VS = 0 V to 10 V, IS = −10 mA;
see Figure 24
VDD = 10.8 V, VSS = 0 V
VS = 0 V to 10 V, IS = −10 mA
VS = 0 V to 10 V, IS = −10 mA
VDD = 13.2 V, VSS = 0 V
VS = 1 V/10 V, VD = 10 V/1 V;
see Figure 27
VS = 1 V/10 V, VD = 10 V/1 V;
see Figure 27
VS = VD = 1 V/10 V; see
Figure 23
VIN = VGND or VDD
RL = 300 Ω, CL = 35 pF
VS = 8 V; see Figure 31
RL = 300 Ω, CL = 35 pF
VS = 8 V; see Figure 31
Rev. 0 | Page 5 of 20
Share Link: 