PCA9535BS 데이터 시트보기 (PDF) - NXP Semiconductors.
부품명
상세내역
제조사
PCA9535BS Datasheet PDF : 34 Pages
| |||
NXP Semiconductors
PCA9535; PCA9535C
16-bit I2C-bus and SMBus, low power I/O port with interrupt
data from
shift register
data from
shift register
write
configuration
pulse
configuration
register
DQ
FF
CK Q
write pulse
read pulse
data from
shift register
write polarity
pulse
DQ
FF
CK
output port
register
(1)
Q1
Q2
input port
register
D
Q
FF
CK
polarity inversion
register
D
Q
FF
CK
output port
register data
VDD
I/O pin
VSS
input port
register data
to INT
polarity
inversion
register data
002aac218
At power-on reset, all registers return to default values.
(1) PCA9535C I/Os are open-drain only. The portion of the PCA9535 schematic marked inside the
dotted line box is not in PCA9535C.
Fig 7. Simplified schematic of I/Os
6.5 Bus transactions
6.5.1 Writing to the port registers
Data is transmitted to the PCA9535/PCA9535C by sending the device address and
setting the least significant bit to a logic 0 (see Figure 6 “PCA9535; PCA9535C device
address”). The command byte is sent after the address and determines which register will
receive the data following the command byte.
The eight registers within the PCA9535/PCA9535C are configured to operate as four
register pairs. The four pairs are Input Ports, Output Ports, Polarity Inversion Ports, and
Configuration Ports. After sending data to one register, the next data byte will be sent to
the other register in the pair (see Figure 8 and Figure 9). For example, if the first byte is
sent to Output Port 1 (register 3), then the next byte will be stored in Output Port 0
(register 2). There is no limitation on the number of data bytes sent in one write
transmission. In this way, each 8-bit register may be updated independently of the other
registers.
PCA9535_PCA9535C
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 6 — 7 November 2017
© NXP Semiconductors N.V. 2017. All rights reserved.
10 of 34
Share Link: 