DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

CS5451A-ISZR 데이터 시트보기 (PDF) - Cirrus Logic

부품명
상세내역
제조사
CS5451A-ISZR Datasheet PDF : 15 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
CS5451A
SCLK
96 SCLKs
...
...
...
...
FSO
SDO
[ Low ]
. . . 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 15 14
... 3 2 1 0
Channel 1 ( V )
Channel 1 ( I )
Ch. 2 ( V )...Ch. 2 ( I )... Ch. 3 ( V )... Ch. 3 ( I )
...
[ Low ]
Figure 3. One Data Frame
When data is not being transferred SCLK is held low.
(see Figure 3.)
The framing signal (FSO) output is normally low. FSO
goes high, with a pulse width equal to one SCLK period,
when the instantaneous voltage and current data sam-
ples are about to be transmitted out of the serial inter-
face (after each A/D conversion cycle). SCLK is not
active during FSO high.
For 96 SCLK periods after FSO falls, SCLK is active and
SDO provides valid output. Six channels of 16-bit data
are output, MSB first. Figure 4 illustrates how the volt-
age and current measurements are output for the three
phases. SCLK will then be held low until the next sam-
ple period.
4.5 System Initialization
A hardware reset is initiated when the RESET pin is
forced low with a minimum pulse width of 50 ns. When
RESET is activated, all internal registers are set to a de-
fault state.
Upon powering up, the RESET pin must be held low
(active) until after the power stabilizes.
4.6 Voltage Reference
The CS5451A is specified for operation with a +1.2 V
reference between the VREFIN and AGND pins. The
converter includes an internal 1.2 V reference that can
be used by connecting the VREFOUT pin to the VRE-
FIN pin of the device. The VREFIN can be used to con-
nect external filtering and/or references.
4.7 Power Supply
The low, stable analog power consumption and superior
supply rejection of the CS5451A allow for the use of a
simple charge-pump negative supply generator. The
use of a negative supply alleviates the need for level
SCLK
96 SCLKs
FSO
SDO
Each data segment
is 16 bits long.
Channel 1 V
Channel 1 I
Channel 2 V
Channel 3 I
Channel 3 V
Channel 2 I
Figure 4. Serial Port Data Transfer
10
DS635F4

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]