CY7C1383D(2004) 데이터 시트보기 (PDF) - Cypress Semiconductor

부품명

상세내역

제조사

CY7C1383D
(Rev.:2004)

18-Mbit (512K x 36/1M x 18) Flow-Through SRAM

Cypress Semiconductor 

PRELIMINARY

CY7C1381D

CY7C1383D

1

Logic Block Diagram – CY7C1381D (512K x 36)

A0, A1, A

MODE

ADV

CLK

ADSC

ADSP

BWD

BWC

BWB

BWA

BWE

GW

CE1

CE2

CE3

OE

ADDRESS

REGISTER

A[1:0]

BURST Q1

COUNTER

AND LOGIC

CLR

Q0

DQD, DQPD

BYTE

WRITE REGISTER

DQC, DQPC

BYTE

WRITE REGISTER

DQB, DQPB

BYTE

WRITE REGISTER

DQA, DQPA

BYTE

WRITE REGISTER

ENABLE

REGISTER

DQD, DQPD

BYTE

WRITE REGISTER

DQC, DQPC

BYTE

WRITE REGISTER

DQB, DQPB

BYTE

WRITE REGISTER

DQA, DQPA

BYTE

WRITE REGISTER

ZZ

SLEEP

CONTROL

2

Logic Block Diagram – CY7C1383D (1 Mbit x 18)

A0,A1,A

MODE

ADV

CLK

ADSC

ADSP

ADDRESS

REGISTER

A[1:0]

BURST Q1

COUNTER AND

LOGIC

CLR

Q0

DQB,DQPB

BWB

WRITE REGISTER

DQB,DQPB

WRITE DRIVER

DQA,DQPA

BWA

WRITE REGISTER

BWE

GW

CE1

CE2

ENABLE

REGISTER

CE3

OE

DQA,DQPA

WRITE DRIVER

MEMORY

ARRAY

MEMORY

ARRAY

SENSE

AMPS

OUTPUT

BUFFERS

DQs

DQPA

DQPB

DQPC

DQPD

INPUT

REGISTERS

SENSE

AMPS

OUTPUT

BUFFERS

DQs

DQPA

DQPB

INPUT

REGISTERS

ZZ

SLEEP

CONTROL

Document #: 38-05544 Rev. *A

Page 2 of 29

Share Link: