STLC5460 데이터 시트보기 (PDF) - STMicroelectronics

부품명

상세내역

제조사

STLC5460

LINE CARD INTERFACE CONTROLLER

STMicroelectronics 

STLC5460

PIN DEFINITIONS AND FUNCTIONS

Symbol

VDD1

A0

Pin number

1

2

Type (*)

I

I (**)

RxD3

3

RxD2

4

RxD1

5

RxD0

6

A1

7

I

I (**)

TSC0

8

TSC1

10

TSC2

12

TSC3

14

TxD0

9

TxD1

11

TxD2

13

TxD3

15

PFS

16

PDC

17

A2

18

OD

O

I

I

I (**)

AD0

19

I/O

AD1

20

AD2

21

AD3

22

AD4

23

AD5

24

AD6

25

AD7

26

VSS1

27

I

DS/NRD

28

I

RW/NWR

29

I

NCS

30

I

Function

Supply Voltage 5V, ±5% .

Non Multiplexed Mode:

this input interfaces to the system’s address bus to select an internal

register for a read or write access.

Multiplexed Mode:

A0 at VDD, NRDY/NWAIT pin delivers NWAIT

A0 at VSS, NRDY/NWAIT pin delivers NREADY

Receive PCM interface Data : Serial data is received at these lines at

standard TTL or CMOS levels.

Non Multiplexed Mode:

this input interfaces to the system’s address bus to select an internal

register for a read or write access.

Multiplexed Mode:

A1 at VDD, NCS signal provided by the system is not inverted by the circuit.

A1 at VSS, NCS signal provided by the system is inverted by the circuit.

Tristate control for the PCM interface. These lines are low when the

corresponding TxD outputs are valid.

Transmit PCM interface Data : Serial data is sent by these lines at standard

TTL or CMOS levels. These pins can be tristated.

PCM interface frame synchronization pulse.

PCM interface data clock, single or double rate.

Non Multiplexed Mode:

this input interfaces to the system’s address bus to select an intenal register

for a read or write access.

Multiplexed Mode:

A2 at VDD, AS/ALE signal providedby the system is not inverted by the circuit

A2 at VSS, AS/ALE signal provided by the system is inverted by the circuit

Address Data Bus. If the multiplexed address/data µP interface bus mode is

selected these pins transfer data and commands between the µP and the

STLC5460.

If a demultiplexed mode is used, these bits interface with the system data

bus.

Ground : 0V

Motorola like mode: Data Strobe

Intel Like Mode: Not Read

The signal indicates a read operation, active low

Motorola like mode: Read/Write

Intel Like Mode: Not Write

The signal indicates a Write operation, active low.

Not Chip select. A low on this line selects the STLC5460 for a read/write

operation.

(*): (I) Input

(O) Output

(IO) In/Output

(OD) Open Drain

(**): With Pull up resistance.

3/54

Share Link: