ACS8515(2001) 데이터 시트보기 (PDF) - Semtech Corporation

부품명

상세내역

제조사

ACS8515
(Rev.:2001)

Line Card Protection Switch for SONET or SDH Network Elements

Semtech Corporation 

ADVANCED COMMUNCIATIONS

ACS8515 LC/P

FINAL

3HDNWRSHDN MLWWHU DQG ZDQGHU DPSOLWXGH ORJ

VFDOH

$

$

-LWWHU DQG ZDQGHU IUHTXHQF\ ORJ VFDOH

I

I

I

I

Figure 2: Minimum Input Jitter Tolerance for inputs supporting G.703 compliant sources

Ty p e

Spec.

DS1 GR-1244-CORE

E1

ITU G.823

Amplitude

(UI pk-pk)

Freq u en cy

(Hz)

A1

A2 F1 F2

F3

F4

5

0.1 10 500 8k

40k

1.5

0.2 20 2.4k 18k 100k

Table 4: Amplitude and Frequency values for Jitter Tolerance for inputs supporting G.703 compliant sources

Low-speed Output Clock

Frame Sync and Multi-Frame Sync Clocks

The O2 SEC clock is supplied on a TTL port with

a fixed frequency of 19.44 MHz.

High-speed Output Clock

The O1 SEC clock is supplied on a PECL/LVDS

port with spot frequencies of 19.44 MHz, 38.88

MHz, 155.52 MHz, 311.04 MHz and Dig 1

(where Dig 1 is 1.544/2.048 MHz and multiples

of 2, 4 and 8 depending on SONET/SDH mode

setting). The actual frequency is selectable via

the cnfg_differential_outputs register. The O1

port can also support 311.04 MHz, which is

enabled via the cnfg_T0_output_enable

register. The O1 port can be made LVDS or

PECL

compatible

via

the

cnfg_differential_outputs register.

Frame Sync (8 kHz) and Multi-Frame Sync (2

kHz) clocks will be provided on outputs FrSync

and MFrSync. The FrSync and MFrSync clocks

have a 50:50 mark space ratio.

Output Wander and Jitter

Wander and jitter present on the output clocks

are dependent on:

The magnitude of wander and jitter on the selected

input reference clock (in locked mode);

The internal wander and jitter transfer characteristic

(in locked mode);

The jitter on the local oscillator clock;

The wander on the local oscillator clock (in Hold-Over

mode).

Revision 2.05/Jan 2001 ã2001 Semtech Corp

11

www.semtech.com

Share Link: