DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

UPD78F0512AGA-GAM-AX 데이터 시트보기 (PDF) - Renesas Electronics

부품명
상세내역
제조사
UPD78F0512AGA-GAM-AX
Renesas
Renesas Electronics Renesas
UPD78F0512AGA-GAM-AX Datasheet PDF : 982 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
2.2.10 P130 (port 13) ............................................................................................................................... 87
2.2.11 P140 to P145 (port 14) .................................................................................................................. 88
2.2.12 AVREF, AVSS, VDD, EVDD, VSS, EVSS ............................................................................................... 89
2.2.13 RESET .......................................................................................................................................... 90
2.2.14 REGC............................................................................................................................................ 90
2.2.15 FLMD0 .......................................................................................................................................... 90
2.3 Pin I/O Circuits and Recommended Connection of Unused Pins ........................................... 91
CHAPTER 3 CPU ARCHITECTURE ...................................................................................................... 96
3.1 Memory Space .............................................................................................................................. 96
3.1.1 Internal program memory space ................................................................................................... 111
3.1.2 Memory bank (products whose flash memory is at least 96 KB only) ........................................... 113
3.1.3 Internal data memory space.......................................................................................................... 114
3.1.4 Special function register (SFR) area ............................................................................................. 116
3.1.5 Data memory addressing .............................................................................................................. 116
3.2 Processor Registers................................................................................................................... 125
3.2.1 Control registers ............................................................................................................................ 125
3.2.2 General-purpose registers............................................................................................................. 129
3.2.3 Special function registers (SFRs) .................................................................................................. 130
3.3 Instruction Address Addressing............................................................................................... 136
3.3.1 Relative addressing....................................................................................................................... 136
3.3.2 Immediate addressing ................................................................................................................... 137
3.3.3 Table indirect addressing .............................................................................................................. 138
3.3.4 Register addressing ...................................................................................................................... 139
3.4 Operand Address Addressing .................................................................................................. 139
3.4.1 Implied addressing ........................................................................................................................ 139
3.4.2 Register addressing ...................................................................................................................... 140
3.4.3 Direct addressing .......................................................................................................................... 141
3.4.4 Short direct addressing ................................................................................................................. 142
3.4.5 Special function register (SFR) addressing ................................................................................... 143
3.4.6 Register indirect addressing.......................................................................................................... 144
3.4.7 Based addressing.......................................................................................................................... 145
3.4.8 Based indexed addressing ............................................................................................................ 146
3.4.9 Stack addressing........................................................................................................................... 147
CHAPTER 4 MEMORY BANK SELECT FUNCTION (PRODUCTS WHOSE FLASH MEMORY IS AT
LEAST 96 KB ONLY)....................................................................................................... 148
4.1 Memory Bank .............................................................................................................................. 148
4.2 Difference in Representation of Memory Space ..................................................................... 149
4.3 Memory Bank Select Register (BANK) ..................................................................................... 150
4.4 Selecting Memory Bank ............................................................................................................. 151
4.4.1 Referencing values between memory banks................................................................................. 151
4.4.2 Branching instruction between memory banks.............................................................................. 153
4.4.3 Subroutine call between memory banks........................................................................................ 155
4.4.4 Instruction branch to bank area by interrupt .................................................................................. 157
R01UH0008EJ0401 Rev.4.01
10
Jul 15, 2010

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]