DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

AT25010B(2010) 데이터 시트보기 (PDF) - Atmel Corporation

부품명
상세내역
제조사
AT25010B
(Rev.:2010)
Atmel
Atmel Corporation Atmel
AT25010B Datasheet PDF : 27 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Features
Serial Peripheral Interface (SPI) Compatible
Supports SPI Modes 0 (0,0) and 3 (1,1)
– Data Sheet Describes Mode 0 Operation
Low-voltage and Standard-voltage Operation
– VCC = 1.8V to 5.5V
20 MHz Clock Rate (5V)
8-byte Page Mode
Block Write Protection
– Protect 1/4, 1/2, or Entire Array
Write Protect (WP) Pin and Write Disable Instructions for Both Hardware and Software
Data Protection
Self-timed Write Cycle (5 ms max)
High Reliability
– Endurance: One Million Write Cycles
– Data Retention: 100 Years
Green (Pb/Halogen-free/Rohs Compliant) Packaging Options
Die Sales: Wafer Form, Waffle Pack, Bumped Wafers
SPI Serial
EEPROM
1K (128x8)
2K (256x8)
4K (512x8)
Description
The AT25010B/020B/040B provides 1024/2048/4096 bits of serial electrically eras-
able programmable read-only memory (EEPROM) organized as 128/256/512 words
of 8 bits each. The device is optimized for use in many industrial and commercial
applications where low-power and low-voltage operation are essential. The
AT25010B/020B/040B is available in space saving, JEDEC SOIC, UDFN, TSSOP,
XDFN and VFBGA packages.
The AT25010B/020B/040B is enabled through the Chip Select pin (CS) and accessed
via a three-wire interface consisting of Serial Data Input (SI), Serial Data Output (SO),
and Serial Clock (SCK). All programming cycles are completely self-timed, and no
separate erase cycle is required before write.
Block write protection is enabled by programming the status register with one of four
blocks of write protection. Separate Program Enable and Program disable instructions
are provided for additional data protection. Hardware data protection is provided via
the WP pin to protect against inadvertent write attempts. The HOLD pin may be used
to suspend any serial communication without resetting the serial sequence.
Table 0-1.
Pin Name
CS
SCK
SI
Pin Configuration
Function
Chip Select
Serial Data Clock
Serial Data Input
SOIC, TSSOP
CS 1
SO 2
8
VCC
7 HOLD
WP 3
6 SCK
GND 4
5 SI
SO
GND
VCC
WP
HOLD
Serial Data Output
Ground
Power Supply
Write Protect
Suspends Serial Input
8-lead UDFN, XDFN
VCC 8
HOLD 7
1 CS
2 SO
SCK 6 3 WP
SI 5 4 GND
Bottom View
8-ball VFBGA
VCC 8
HOLD 7
1 CS
2 SO
SCK 6 3 WP
SI 5 4 GND
Bottom View
AT25010B
AT25020B
AT25040B
8707B–SEEPR–3/10

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]