CXA2066S 데이터 시트보기 (PDF) - Sony Semiconductor

부품명

상세내역

제조사

CXA2066S

Preamplifier for High Resolution Computer Display

Sony Semiconductor 

CXA2066S

Sub Address VDET LEVEL (2)

0101

Controls the signal detection (VDET) slice level.

0: Slice level minimum (30mV when RIN = GIN = BIN)

3: Slice level maximum (220mV when RIN = GIN = BIN)

Sub Address OSD GAIN (6)

0101

Controls the OSD gain common to the R, G, and B channels. Since

control is performed by multiplying with SUB CONTRAST (upper 6 bits),

white balance and tracking for the video is obtained.

0: Gain minimum (0Vp-p)

63: Gain maximum (5Vp-p)

Sub Address CUT OFF RGB (8)

0110

Controls Pin 6 (COF RGB) output voltage.

0: Output voltage minimum (1V)

255: Output voltage maximum (4V)

Sub Address

0111

SUB CONTRAST R (8) Controls the R channel gain. Control is performed by multiplying with

CONTRAST. Use for adjusting the white balance.

0: Gain minimum (–30dB or less)

255: Gain maximum (+17dB)

Sub Address

1000

SUB CONTRAST G (8) Controls the G channel gain. Control is performed by multiplying with

CONTRAST. Use for adjusting the white balance.

0: Gain minimum (–30dB or less)

255: Gain maximum (+17dB)

Sub Address

1001

SUB CONTRAST B (8) Controls the B channel gain. Control is performed by multiplying with

CONTRAST. Use for adjusting the white balance.

0: Gain minimum (–30dB or less)

255: Gain maximum (+17dB)

Sub Address VDET OFF (1)

1010

Controls the Pin 16 (VDET) output.

0: VDET output on

1: VDET output off

Sub Address SHP OFF (1)

1010

Controls the sharpness function.

0: Sharpness on

1: Sharpness off

Sub Address SYNC OFF (1)

1010

Controls the Pin 30 (CSYNC) output.

0: SYNC output on

1: SYNC output off

Sub Address T SW (1)

1010

Controls the time constant during sharpness.

0: 50ns

1: 100ns

Sub Address SHP GAIN (4)

1010

Controls the sharpness gain.

0: Gain minimum (–30dB or less)

15: Gain maximum (+7dB)

–8–

Share Link: