DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

33975A_05 데이터 시트보기 (PDF) - Freescale Semiconductor

부품명
상세내역
제조사
33975A_05 Datasheet PDF : 32 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
DYNAMIC ELECTRICAL CHARACTERISTICS
DYNAMIC ELECTRICAL CHARACTERISTICS
Table 5. Dynamic Electrical Characteristics
Characteristics noted under conditions of 3.0 V VDD 5.5 V, 8.0 V VPWR 28 V, -40°C TC 125°C unless otherwise
noted. Where applicable, typical values reflect the parameter’s approximate average value with VPWR = 13 V, TA = 25°C.
Characteristic
Symbol
Min
Typ
Max
Unit
SWITCH INPUT
Pulse Wetting Current Time
Interrupt Delay Time
Normal Mode
t pulse (on)
15
16
22
ms
t int-dly
µs
5.0
16
Sleep Mode Switch Scan Time
Calibrated Scan Timer Accuracy
Sleep Mode
tscan
100
200
300
µs
tscan timer
%
10
Calibrated Interrupt Timer Accuracy
Sleep Mode
DIGITAL INTERFACE TIMING (12)
tint timer
%
10
Required Low State Duration on VPWR for Reset (13)
VPWR 0.2 V
t RESET
µs
10
Falling Edge of CS to Rising Edge of SCLK
Required Setup Time
t lead
100
ns
Falling Edge of SCLK to Rising Edge of CS
Required Setup Time
t lag
ns
50
SI to Falling Edge of SCLK
Required Setup Time
t SI (su)
16
ns
Falling Edge of SCLK to SI
Required Hold Time
t SI (hold)
20
ns
SI, CS, SCLK Signal Rise Time (14)
t r (SI)
5.0
ns
SI, CS, SCLK Signal Fall Time (14)
t f(SI)
5.0
ns
Time from Falling Edge of CS to SO Low Impedance (15)
t SO (en)
55
ns
Time from Rising Edge of CS to SO High Impedance (16)
t SO (dis)
55
ns
Time from Rising Edge of SCLK to SO Data Valid (17)
t valid
25
55
ns
Notes
12. These parameters are guaranteed by design. Production test equipment uses 4.16 MHz, 5.0 V SPI interface.
13. This parameter is guaranteed by design but not production tested.
14. Rise and Fall time of incoming SI, CS, and SCLK signals suggested for design consideration to prevent the occurrence of double pulsing.
15. Time required for valid output status data to be available on SO terminal.
16. Time required for output states data to be terminated at SO terminal.
17. Time required to obtain valid data out from SO following the rise of SCLK with 200 pF load.
Analog Integrated Circuit Device Data
Freescale Semiconductor
33975
9

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]