DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

601G-01 데이터 시트보기 (PDF) - Integrated Device Technology

부품명
상세내역
제조사
601G-01
IDT
Integrated Device Technology IDT
601G-01 Datasheet PDF : 9 Pages
1 2 3 4 5 6 7 8 9
LOW PHASE NOISE CLOCK MULTIPLIER
DATASHEET
ICS601-01
Description
The ICS601-01 is a low-cost, low phase noise,
high-performance clock synthesizer for applications
which require low phase noise and low jitter. It is IDT’s
lowest phase noise multiplier, and also the lowest
CMOS part in the industry. Using IDT’s patented
analog and digital Phase-Locked Loop (PLL)
techniques, the chip accepts a 10 - 27 MHz crystal or
clock input, and produces output clocks up to 156 MHz
at 3.3 V.
This product is intended for clock generation. It has low
output jitter (variation in the output period), but input to
output skew and jitter are not defined nor guaranteed.
For applications which require definted input to output
timing, use the ICS670-01.
Block Diagram
Features
Packaged in 16-pin SOIC or TSSOP
Available in Pb (lead) free package
Uses fundamental 10 - 27 MHz crystal or clock
Patented PLL with the lowest phase noise
Output clocks up to 156 MHz at 3.3 V
Low phase noise: -132 dBc/Hz at 10 kHz
Low jitter - 18 ps one sigma typ.
Full swing CMOS outputs with 25 mA drive capability
at TTL levels
Advanced, low power, sub-micron CMOS process
Industrial temperature range available
Operating voltage of 3.3V or 5V
NOTE: EOL for non-green parts to occur on
5/13/10 per PDN U-09-01
X1/ICLK
Crystal or
clock input X2
Reference
Divider
Crystal
Oscillator
Phase
Comparator
VDD
3
Charge
Pump
Loop
Filter
VCO
CLK
ROM Based
Multipliers
VCO
Divide
4
S3:0
3
GND
REFOUT
OE REFEN
IDT™ / ICS™ LOW PHASE NOISE CLOCK MULTIPLIER
1
ICS601-01 REV M 102709

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]