74LVTH16646(2000) 데이터 시트보기 (PDF) - Fairchild Semiconductor
부품명
상세내역
제조사
74LVTH16646
(Rev.:2000)
(Rev.:2000)
Fairchild Semiconductor
74LVTH16646 Datasheet PDF : 9 Pages
| |||
AC Electrical Characteristics
TA = −40°C to +85°C
Symbol
Parameter
CL = 50 pF, RL = 500Ω
VCC = 3.3 ± 0.3V
VCC = 2.7V
Units
Min
Max
Min
Max
fMAX
tPLH
tPHL
tPLH
tPHL
tPLH
tPHL
tPZH
tPZL
Maximum Clock Frequency
Propagation Delay
CPAB or CPBA to A or B
Propagation Delay
Data to A or B
Propagation Delay
SBA or SAB to A or B
Output Enable Time
OE to A or B
150
150
MHz
1.3
5.4
1.3
5.9
ns
1.3
5.2
1.3
5.8
1.0
4.4
1.0
4.7
ns
1.0
4.6
1.0
5.1
1.0
4.6
1.0
5.4
ns
1.0
4.8
1.0
5.6
1.0
4.7
1.0
5.4
ns
1.0
5.1
1.0
6.0
tPHZ
Output Disable Time
tPLZ
OE to A or B
2.0
5.6
2.0
6.1
ns
2.0
5.4
2.0
6.1
tPZH
Output Enable Time
tPZL
DIR to A or B
1.0
4.9
1.0
5.4
ns
1.0
5.4
1.0
6.4
tPHZ
Output Disable Time
tPLZ
DIR to A or B
1.5
6.4
1.5
7.1
ns
1.5
5.4
1.5
5.9
tW
Pulse Duration
CPAB or CPBA HIGH or LOW
3.3
3.3
ns
tS
Setup Time
A or B before CPAB or CPBA, Data HIGH
1.2
1.5
ns
A or B before CPAB or CPBA, Data LOW
2.0
2.8
tH
Hold Time
A or B after CPAB or CPBA, Data HIGH
0.5
0.0
ns
A or B after CPAB or CPBA, Data LOW
0.5
0.5
tOSHL
tOSLH
Output to Output Skew (Note 9)
1.0
1.0
ns
1.0
1.0
Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The
specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tOSHL) or LOW-to-HIGH (tOSLH).
Capacitance (Note 10)
Symbol
Parameter
Conditions
CIN
Input Capacitance
VCC = Open, VI = 0V or VCC
CI/O
Input/Output Capacitance
VCC = 3.0V, VO = 0V or VCC
Note 10: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.
Typical
4
8
Units
pF
pF
7
www.fairchildsemi.com
Share Link: