DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

CXD2460R 데이터 시트보기 (PDF) - Sony Semiconductor

부품명
상세내역
제조사
CXD2460R Datasheet PDF : 36 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
CXD2460R
Detailed description
0: Normal operation
1: FS mode
In order to increase the frame rate, a certain portion of the captured image of CCD can be cut out
by performing high-speed sweep.
In FS mode, high-speed sweep is performed for the V registers of the entire image (period Z)
after FRI input. Next, high-speed sweep is performed again for only the desired period (period X)
after generating the XSGA/XSGB pulses. Then, after performing normal V transfer and outputting
the effective signal (period Y), high-speed sweep is performed for the entire image again by
inputting FRI at the desired timing. This makes it possible to take only the desired portion in the V
direction, thus effectively increasing the frame rate.
Operation is fixed during period Z, with 20 lines swept every 1H and repeating over a 69H period.
During period X, first XSGA/XSGB are generated. These pulses are dependent on serial data
D15
,,,,,,,, FS
FINE. In other words, if FINE = 1, then both XSGA and XSGB are generated, while if FINE = 0,
only XSGA is generated. Next, sweep operation starts. This period is set in serial data FVFS
(system setting data: D21 to D26) in HRI units. If FINE = 1, sweeping is performed at 8 lines per
1H, and if FINE = 0, sweeping is performed at 20 lines per 1H.
The operations of V1, V2 and V3 after readout during period Y differ depending on the FINE
data.
When the frame rate is increased as the
vertical effective signal Y line (example)
X
Sweep variable period (period X)
Effective signal period (period Y)
Y
Sweep fixed period (period Z)
Z
Timing chart
FRI
Z
V2A
69H
(Fix)
X
Set by FVFS
Reset by FRI after
normal transfer
Y
1068
 D16
 to
Set to "0".
D17
– 14 –

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]