DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

A1321 데이터 시트보기 (PDF) - Allegro MicroSystems

부품명
상세내역
제조사
A1321 Datasheet PDF : 13 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
A1321, A1322,
and A1323
Ratiometric Linear Hall Effect Sensor ICs
for High-Temperature Operation
Characteristic Denitions
Quiescent Voltage Output. In the quiescent state (no
magnetic eld), the output equals one half of the supply voltage
over the operating voltage range and the operating temperature
range. Due to internal component tolerances and thermal con-
siderations, there is a tolerance on the quiescent voltage output
both as a function of supply voltage and as a function of ambient
temperature. For purposes of specication, the quiescent voltage
output as a function of temperature is dened in terms of mag-
netic ux density, B, as:
ΔVout(q)(ΔΤ) =
Vout(q)(ΤΑ) Vout(q)(25ºC)
(1)
Sens(25ºC)
This calculation yields the device’s equivalent accuracy,
over the operating temperature range, in gauss (G).
Sensitivity. The presence of a south-pole magnetic eld per-
pendicular to the package face (the branded surface) increases
the output voltage from its quiescent value toward the supply
voltage rail by an amount proportional to the magnetic eld
applied. Conversely, the application of a north pole will decrease
the output voltage from its quiescent value. This proportionality
is specied as the sensitivity of the device and is dened as:
Vout(–B) Vout(+B)
(2)
Sens =
2B
The stability of sensitivity as a function of temperature is
dened as:
ΔSens(ΔΤ) = Sens(ΤΑ) – Sens(25ºC) × 100%
(3)
Sens(25ºC)
Ratiometric. The A132X family features a ratiometric output.
The quiescent voltage output and sensitivity are proportional to
the supply voltage (ratiometric).
The percent ratiometric change in the quiescent voltage output is
dened as:
ΔVout(q)(ΔV) =
Vout(q)(VCC)
Vout(q)(5V)
× 100%
(4)
VCC 5 V
and the percent ratiometric change in sensitivity is
dened as:
ΔSens(ΔV) = Sens(VCC) Sens(5V)
× 100%
(5)
VCC 5 V
Linearity and Symmetry. The on-chip output stage
is designed to provide a linear output with a supply voltage of
5 V. Although application of very high magnetic elds will not
damage these devices, it will force the output into a non-linear
region. Linearity in percent is measured and dened as:
Vout(+B) Vout(q)
(6)
Lin+ =
× 100%
2(Vout(+B / 2) – Vout(q) )
Vout(–B) Vout(q)
(7)
Lin– =
× 100%
2(Vout(–B / 2) – Vout(q) )
and output symmetry as:
Vout(+B) Vout(q)
Sym =
× 100%
(8)
Vout(q) – Vout(–B)
Allegro MicroSystems, Inc.
6
115 Northeast Cutoff
Worcester, Massachusetts 01615-0036 U.S.A.
1.508.853.5000; www.allegromicro.com

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]