DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

IS42S16100 데이터 시트보기 (PDF) - Integrated Circuit Solution Inc

부품명
상세내역
제조사
IS42S16100
ICSI
Integrated Circuit Solution Inc ICSI
IS42S16100 Datasheet PDF : 78 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
IS42S16100
AC CHARACTERISTICS(1,2,3)
Symbol Parameter
-8
Min. Max.
Units
tCK3 Clock Cycle Time
tCK2
tAC3 Access Time From CLK(4)
tAC2
CAS Latency = 3
8
ns
CAS Latency = 2
10 —
ns
CAS Latency = 3
6
ns
CAS Latency = 2
7
ns
tCHI
CLK HIGH Level Width
3
ns
tCL
CLK LOW Level Width
tOH3 Output Data Hold Time
tOH2
3
ns
CAS Latency = 3
2.5 —
ns
tLZ
Output LOW Impedance Time
tHZ3 Output HIGH Impedance Time(5)
tHZ2
0
ns
CAS Latency = 3
6
ns
CAS Latency = 2
7
ns
tDS
Input Data Setup Time
2.5 —
ns
tDH
Input Data Hold Time
1
ns
tAS
Address Setup Time
2.5 —
ns
tAH
Address Hold Time
1
ns
tCKS CKE Setup Time
2.5 —
ns
tCKH CKE Hold Time
1
ns
tCKA CKE to CLK Recovery Delay Time
tCS
Command Setup Time (CS, RAS, CAS, WE, DQM)
tCH
Command Hold Time (CS, RAS, CAS, WE, DQM)
1CLK+3 —
ns
2.5 —
ns
1
ns
tRC
Command Period (REF to REF / ACT to ACT)
80 —
ns
tRAS Command Period (ACT to PRE)
48 100,000
ns
tRP
Command Period (PRE to ACT)
24 —
ns
tRCD Active Command To Read / Write Command Delay Time
24 —
ns
tRRD Command Period (ACT [0] to ACT[1])
16 —
ns
tDPL Input Data To Precharge
Command Delay time
2CLK —
ns
tDAL Input Data To Active / Refresh
Command Delay time (During Auto-Precharge)
2CLK+tRP
ns
tT
Transition Time
1
10
ns
tREF Refresh Cycle Time
— 128
ms
Notes:
1. When power is first applied, memory operation should be started 100 µs after Vcc and VccQ reach their stipulated
voltages. Also note that the power-on sequence must be executed before starting memory operation.
2. Measured with tT = 1 ns.
3. The reference level is 1.4 V when measuring input signal timing. Rise and fall times are measured between VIH (min.) and
VIL (max.).
4. Access time is measured at 1.4V with the load shown in the figure below.
5. The time tHZ (max.) is defined as the time required for the output voltage to transition by ± 200 mV from VOH (min.) or VOL
(max.) when the output is in the high impedance state.
Integrated Circuit Solution Inc.
7
DR006-0B

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]