IS42S16100-8T 데이터 시트보기 (PDF) - Integrated Silicon Solution
부품명
상세내역
제조사
IS42S16100-8T
Integrated Silicon Solution
IS42S16100-8T Datasheet PDF : 79 Pages
| |||
IS42S16100
ISSI ®
AC CHARACTERISTICS(1,2,3)
Symbol Parameter
-6
Min. Max.
-7
Min. Max.
Units
tCK3 Clock Cycle Time
tCK2
tAC3
Access Time From CLK(4)
tAC2
CAS Latency = 3
CAS Latency = 2
CAS Latency = 3
CAS Latency = 2
6
—
8
—
—
5.5
—
6
7
—
ns
8.6
—
ns
—
6
ns
—
6
ns
tCHI
CLK HIGH Level Width
2
—
2.5
—
ns
tCL
CLK LOW Level Width
tOH3 Output Data Hold Time
tOH2
CAS Latency = 3
CAS Latency = 2
2
—
2.5
—
2.5
—
2.5
—
ns
2.5
—
ns
2.5
—
ns
tLZ
Output LOW Impedance Time
tHZ3
Output HIGH Impedance Time(5)
tHZ2
CAS Latency = 3
CAS Latency = 2
0
—
—
5.5
—
6
0
—
ns
—
6
ns
—
6
ns
tDS
Input Data Setup Time
2
—
2
—
ns
tDH
Input Data Hold Time
1
—
1
—
ns
tAS
Address Setup Time
2
—
2
—
ns
tAH
Address Hold Time
1
—
1
—
ns
tCKS
CKE Setup Time
2
—
2
—
ns
tCKH
CKE Hold Time
1
—
1
—
ns
tCKA
CKE to CLK Recovery Delay Time
tCS
Command Setup Time (CS, RAS, CAS, WE, DQM)
tCH
Command Hold Time (CS, RAS, CAS, WE, DQM)
1CLK+3 —
1CLK+3 —
ns
2
—
2
—
ns
1
—
1
—
ns
tRC
Command Period (REF to REF / ACT to ACT)
60
—
63
—
ns
tRAS
Command Period (ACT to PRE)
42 100,000
42 100,000
ns
tRP
Command Period (PRE to ACT)
18
—
20
—
ns
tRCD Active Command To Read / Write Command Delay Time
16
—
16
—
ns
tRRD Command Period (ACT [0] to ACT[1])
12
—
14
—
ns
tDPL3 Input Data To Precharge
CAS Latency = 3
1CLK —
1CLK —
ns
Command Delay time
tDPL2
CAS Latency = 2
1CLK —
1CLK —
ns
tDAL3 Input Data To Active / Refresh
CAS Latency = 3 1CLK+tRP —
1CLK+tRP —
ns
Command Delay time (During Auto-Precharge)
tDAL2
CAS Latency = 2 1CLK+tRP —
1CLK+tRP —
ns
tT
Transition Time
1
10
1
10
ns
tREF
Refresh Cycle Time (4096)
— 128
— 128
ms
Notes:
1. When power is first applied, memory operation should be started 100 µs after Vcc and VccQ reach their stipulated voltages. Also
note that the power-on sequence must be executed before starting memory operation.
2. Measured with tT = 1 ns.
3. The reference level is 1.4 V when measuring input signal timing. Rise and fall times are measured between VIH (min.) and VIL
(max.).
4. Access time is measured at 1.4V with the load shown in the figure below.
5. The time tHZ (max.) is defined as the time required for the output voltage to transition by ± 200 mV from VOH (min.) or VOL (max.)
when the output is in the high impedance state.
6
Integrated Silicon Solution, Inc. — 1-800-379-4774
Rev. A
09/29/00
Share Link: