Q12 1
Q13 2
Q14 3
Q6 4
Q5 5
Q7 6
Q4 7
VSS 8
16 VDD
15 Q10
14 Q8
13 Q9
12 RESET
11 CLOCK
10 OUT 1
9 OUT 2
Figure 1. Pin Assignment
MC14060B
Table 1. Truth Table
Clock
H
Reset
L
L
H
X = Don’t Care
Output State
No Change
Advance to Next State
All Outputs are Low
OUT 2
9
OUT 1
10
CLOCK
11
RESET
12
CQ
C RQ
Q4
Q5
Q12
Q13
Q14
7
5
1
2
3
CQ
CQ
CQ
CQ
CQ
C RQ
C RQ
C RQ
C RQ
C RQ
Q6 = PIN 4 Q8 = PIN 14 Q10 = PIN 15
Q7 = PIN 6 Q9 = PIN 13
Figure 2. Logic Diagram
VDD = PIN 16
VSS = PIN 8
ORDERING INFORMATION
Device
Package
Shipping†
MC14060BCP
PDIP−16
500 Units / Rail
MC14060BCPG
PDIP−16
(Pb−Free)
500 Units / Rail
MC14060BD
SOIC−16
48 Units / Rail
MC14060BDG
SOIC−16
(Pb−Free)
48 Units / Rail
MC14060BDR2
SOIC−16
2500 / Tape & Reel
MC14060BDR2G
SOIC−16
(Pb−Free)
2500 / Tape & Reel
MC14060BDTR2
TSSOP−16*
2500 / Tape & Reel
MC14060BFEL
SOEIAJ−16
(Pb−Free)
2000 / Tape & Reel
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
*This package is inherently Pb−Free.
http://onsemi.com
2