Nexperia
74LVT244A; 74LVTH244A
3.3 V octal buffer/line driver; 3-state
VI 90 %
tW
negative
pulse
VM
10 %
0V
tf
VI
positive
pulse
tr
90 %
VM
10 %
0V
tW
VI
G
VDD
VO
DUT
RT
VM
tr
tf
VM
VEXT
RL
CL
RL
001aai546
Test data is given in Table 9.
Definitions test circuit:
RL = Load resistance.
CL = Load capacitance including jig and probe capacitance.
RT = Termination resistance should be equal to output impedance Zo of the pulse generator.
VEXT = Test voltage for switching times.
Figure 8. Test circuit for measuring switching times
Table 9. Test data
Input
VI
2.7 V
fi
≤ 10 MHz
tW
500 ns
tr, tf
≤ 2.5 ns
Load
CL
50 pF
RL
500 Ω
VEXT
tPHZ, tPZH
GND
tPLZ, tPZL
6V
tPLH, tPHL
open
74LVT_LVTH244A
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 5 — 16 August 2017
© Nexperia B.V. 2017. All rights reserved.
9 / 17