ADP1879 데이터 시트보기 (PDF) - Analog Devices

부품명

상세내역

제조사

ADP1879

Synchronous Buck Controller with Constant On Time and Valley Current Mode

Analog Devices 

Data Sheet

ADP1878/ADP1879

SPECIFICATIONS

All limits at temperature extremes are guaranteed via correlation using standard statistical quality control (SQC). VREG = 5 V,

BST − SW = VREG − VRECT_DROP (see Figure 40 to Figure 42). VIN = 12 V. The specifications are valid for TJ = −40°C to +125°C,

unless otherwise specified.

Table 1.

Parameter

POWER SUPPLY CHARACTERISTICS

High Input Voltage Range

Symbol

VIN

Quiescent Current

Shutdown Current

Undervoltage Lockout

UVLO Hysteresis

INTERNAL REGULATOR

CHARACTERISTICS

VREG Operational Output Voltage

IQ_REG +

IQ_BST

IREG,SD +

IBST,SD

UVLO

VREG

VREG Output in Regulation

Load Regulation

Line Regulation

VIN to VREG Dropout Voltage

Short VREG to PGND

SOFT START

Soft Start Period Calculation

ERROR AMPLIFER

FB Regulation Voltage

VFB

Transconductance

FB Input Leakage Current

CURRENT SENSE AMPLIFIER GAIN

Programming Resistor (RES)

Value from RES to PGND

Gm

IFB, LEAK

SWITCHING FREQUENCY

ADP1878ACPZ-0.3-R7/

ADP1879ACPZ-0.3-R7

On Time

Minimum On Time

Minimum Off Time

Test Conditions/Comments

Min Typ Max Unit

CVIN = 22 µF(25 V rating) right at Pin 1 to PGND (Pin 11)

ADP1878ACPZ-0.3-R7/ADP1879ACPZ-0.3-R7 (300 kHz)

ADP1878ACPZ-0.6-R7/ADP1879ACPZ-0.6-R7 (600 kHz)

ADP1878ACPZ-1.0-R7/ADP1879ACPZ-1.0-R7 (1.0 MHz)

FB = 1.5 V, no switching

EN < 600 mV

Rising VIN (see Figure 35 for temperature variation)

Falling VIN from operational state

Do not load VREG externally because it is intended to

bias internal circuitry only

CVREG = 4.7 µF to PGND, 0.22 µF to GND, VIN = 2.95 V to 20 V

ADP1878ACPZ-0.3-R7/ADP1879ACPZ-0.3-R7 (300 kHz)

ADP1878ACPZ-0.6-R7/ADP1879ACPZ-0.6-R7 (600 kHz)

ADP1878ACPZ-1.0-R7/ADP1879ACPZ-1.0-R7 (1.0 MHz)

VIN = 7 V, 100 mA

VIN = 12 V, 100 mA

0 mA to 100 mA, VIN = 7 V

0 mA to 100 mA, VIN = 20 V

VIN = 7 V to 20 V, 20 mA

VIN = 7 V to 20 V, 100 mA

100 mA out of VREG, VIN ≤ 5 V

VIN = 20 V

Connect external capacitor from SS pin to GND,

CSS = 10 nF/ms

TJ = 25°C

TJ = −40°C to +85°C

TJ = −40°C to +125°C

FB = 0.6 V, EN = VREG

2.95 12 20 V

2.95 12 20 V

3.25 12 20 V

1.1

mA

140 225 µA

2.65

V

178

mV

2.75 5

5.5 V

2.75 5

5.5 V

3.05 5

5.5 V

4.82 4.981 5.16 V

4.83 4.982 5.16 V

32

mV

34

mV

1.8

mV

2.0

mV

306 415 mV

229 320 mA

10

nF/ms

600

596 600

594.2 600

320 496

1

mV

604 mV

605.8 mV

670 µS

50 nA

RES = 47 kΩ ± 1%

2.7 3

3.3 V/V

RES = 22 kΩ ± 1%

5.5 6

6.5 V/V

RES = none

11 12 13 V/V

RES = 100 kΩ ± 1%

22 24 26 V/V

Typical values measured at 50% time points with 0 nF at

DRVH and DRVL; maximum values are guaranteed by

bench evaluation1

300

kHz

VIN = 5 V, VOUT = 2 V, TJ = 25°C

VIN = 20 V

84% duty cycle (maximum)

1120 1200 1345 ns

145 190 ns

340 400 ns

Rev. B | Page 3 of 40

Share Link: