LTC1098AIN8 데이터 시트보기 (PDF) - Linear Technology

부품명

상세내역

제조사

LTC1098AIN8

Micropower Sampling 8-Bit Serial I/O A/D Converters

Linear Technology 

LTC1096/LTC1096L

LTC1098/LTC1098L

PI FU CTIO S

LTC1096/LTC1096L

CS/SHDN (Pin 1): Chip Select Input. A logic low on this

input enables the LTC1096/LTC1096L. A logic high on this

input disables the LTC1096/LTC1096L and disconnects

the power to the LTC1096/LTC1096L.

IN+ (Pin 2): Analog Input. This input must be free of noise

with respect to GND.

IN– (Pin 3): Analog Input. This input must be free of noise

with respect to GND.

GND (Pin 4): Analog Ground. GND should be tied directly

to an analog ground plane.

VREF (Pin 5): Reference Input. The reference input defines

the span of the A/D converter and must be kept free of

noise with respect to GND.

DOUT (Pin 6): Digital Data Output. The A/D conversion

result is shifted out of this output.

CLK (Pin 7): Shift Clock. This clock synchronizes the serial

data transfer.

VCC (Pin 8): Power Supply Voltage. This pin provides

power to the A/D converter. It must be free of noise and

ripple by bypassing directly to the analog ground plane.

LTC1098/LTC1098L

CS/SHDN (Pin 1): Chip Select Input. A logic low on this

input enables the LTC1098/LTC1098L. A logic high on this

input disables the LTC1098/LTC1098L and disconnects

the power to the LTC1098/LTC1098L.

CH0 (Pin 2): Analog Input. This input must be free of noise

with respect to GND.

CH1 (Pin 3): Analog Input. This input must be free of noise

with respect to GND.

GND (Pin 4): Analog Ground. GND should be tied directly

to an analog ground plane.

DIN (Pin 5): Digital Data Input. The multiplexer address is

shifted into this pin.

DOUT (Pin 6): Digital Data Output. The A/D conversion

result is shifted out of this output.

CLK (Pin 7): Shift Clock. This clock synchronizes the serial

data transfer.

VCC (VREF)(Pin 8): Power Supply Voltage. This pin pro-

vides power and defines the span of the A/D converter. It

must be free of noise and ripple by bypassing directly to

the analog ground plane.

BLOCK DIAGRA

IN+ (CH0)

IN– (CH1)

LTC1096/LTC1096L

VCC (VCC/VREF)

CS (DIN) CLK

BIAS AND

SHUTDOWN CIRCUIT

SERIAL PORT

CSAMPLE

–

SAR

+

MICROPOWER

COMPARATOR

CAPACITIVE DAC

DOUT

10

GND

VREF

PIN NAMES IN PARENTHESES

REFER TO THE LTC1098/LTC1098L

Share Link: