72281L20TFG8 데이터 시트보기 (PDF) - Integrated Device Technology

부품명

상세내역

제조사

72281L20TFG8

CMOS SuperSync FIFO™ 65,536 x 9 131,072 x 9

Integrated Device Technology 

IDT72281/72291

CMOS SuperSync FIFO™ 65,536 x 9 and 131,072 x 9

COMMERCIAL AND INDUSTRIAL

TEMPERATURE RANGES

TABLE 1 — STATUS FLAGS FOR IDT STANDARD MODE

Number of

Words in

FIFO

IDT72281

0

1 to n(1)

(n + 1) to 32,768

32,769 to (65,536–(m+1))

(65,536–m)(2) to 65,535

65,536

IDT72291

0

1 to n(1)

(n + 1) to 65,536

65,537 to (131,072–(m+1))

(131,072–m)(2) to 131,071

131,072

FF PAF HF PAE EF

H HH LL

H HH LH

H HHHH

H H LHH

H

L LHH

L

L LHH

NOTES:

1. n = Empty Offset, Default Values: n = 127 when parallel offset loading is selected or n = 1,023 when serial offset loading is selected.

2. m = Full Offset, Default Values: m = 127 when parallel offset loading is selected or m = 1,023 when serial offset loading is selected.

TABLE 2 — STATUS FLAGS FOR FWFT MODE

Number of

Words in

FIFO

IDT72281

0

1 to n+ 1(1)

(n + 2) to 32,769

32,770 to (65,537–(m+1))(2)

(65,537–m)(2) to 65,536

65,537

IDT72291

0

1 to n+ 1(1)

(n + 2) to 65,537

65,538 to (131,073–(m+1))(2)

(131,073–m)(2) to 131,072

131,073

FF PAF HF PAE EF

L HH LH

L HH LL

L HHHL

L H LHL

L

L LHL

H

L LHL

NOTES:

1. n = Empty Offset, Default Values: n = 127 when parallel offset loading is selected or n = 1,023 when serial offset loading is selected.

2. m = Full Offset, Default Values: m = 127 when parallel offset loading is selected or m = 1,023 when serial offset loading is selected.

8

Share Link: