PI74FCT16260TA 데이터 시트보기 (PDF) - Pericom Semiconductor

부품명

상세내역

제조사

PI74FCT16260TA

Fast CMOS 12-Bit Tri-Port Bus Exchanger

Pericom Semiconductor 

PI74FCT16260T

PI74FCT162260T 111222333444555666777888999000111222333444555666777888999000111222333444555666777888999000111222111222333444555666777888999000111222333444555666777888999000111222333444555666777888999000111222111222333444555666777888999000111222333444555666777888999000111222333444555666777888999000111222111222333444555666777888999000111222333444555666777888999000111222333444555666777888999000111222111222333444555666777888999000111222

Fast CMOS 12-Bit Tri-Port

Bus Exchanger

Product Features

Common Features

• PI74FCT16260 and PI74FCT162260 are high-speed,

low power devices with high current drive.

• VCC = 5V ± 10%

• Typical tsk (o) (Output Skew) < 250ps, clocked mode

• Extended range of –40°C to +85°C

• Hysteresis on all inputs

PI74FCT16260T Features

• High output drive: IOH = –32mA; IOL = 64mA

• Power off disable outputs permit “live insertion”

• Typical VOLP (Output Ground Bounce)

< 1.0V at VCC = 5V, TA = 25°C

PI74FCT162260T Features

• Balanced output drive: IOL/IOH = 24mA

• Typical VOLP (Output Ground Bounce)

< 0.6V at VCC = 5V, TA = 25°C

• Series current limiting resistors

• Packages available:

– 56-pin 240 mil wide TSSOP (A56)

– 56-pin 300 mil wide SSOP (V56)

Logic Block Diagram

Product Description

Pericom Semiconductor’s PI74FCT series of logic circuits

are produced in the Company’s advanced 0.6 micron

CMOS technology, achieving industry leading speed grades.

The FCT16260AT/CT and the FCT162260AT/CT Tri-

Port Bus Exchangers are high-speed 12-bit latched bus

multiplexers/ transceivers for use in high speed

microprocessor applications. These Bus Exchangers support

memory interleaving with latched outputs on the B-ports

and address multiplexing with latched inputs on the B-

ports.

The Tri-port Bus Exchanger has three 12-bit ports. Data

may be transferred between the A-port and either/both of

the B-ports.

The latch enable (LE1B, LE2B, LEA1B and LEA2B)

inputs control data storage. When a latch-enable input is

HIGH, the latch is transparent. When the latch enable input

is LOW, the data at the input is latched and remains latched

until the latch enable input is returned HIGH. Independent

output enables (OE1B and OE2B allow reading from one

port while writing to the other port.

The FCT16260AT/CT are ideally suited for driving high

capacitance loads and low impedance backplanes. The

output buffers are designed with power off disable capability

to allow “live insertion” of boards when used as backplane

drivers.

The FCT162260AT/CT have balanced output drive with

current limiting resistors. This offers low ground bounce,

minimal undershoot, and controlled output fall times

reducing the need for external series terminating resistors.

1

PS8307A 11/17/98

Share Link: