HT82V24 데이터 시트보기 (PDF) - Holtek Semiconductor
부품명
상세내역
제조사
HT82V24 Datasheet PDF : 21 Pages
| |||
HT82V24
Bit D0 control the ADC output cycle of the HT82V24.
Bit D8 selects the ADC data output format selection. Setting D8 high enables the WM mode data output format while
setting bit D8 low enables the ADI mode output data format. The one nibble data will output data to pins D7~D4 and 4´4
(WM) mode output the data format selected. The output format as the following table:
D8
D0
ADC Output Format
0
0
D5=1: 3-CH 8´2 (ADI)
D5=0: 1 or 2-CH 8´2 (ADI)
0
1
D5=1: 3-CH 8´1 (ADI)
D5=0: 1 or 2-CH 8´1 (ADI)
1
0
D5=0: 1-CH 4´4 (WM)
1
1
D5=1: 3-CH 8´2 (WM)
D5=0: 1-CH 8´2 (WM)
A D C C LK
A D C C LK
O u tp u t D a ta
D 7~D 4
A
B
C
D
H ig h
N ib b le
Low
N ib b le
4 x 4 (W M ) O u tp u t D a ta F o rm a t
O u tp u t D a ta
D 7~D 0
A1
B1
A2
B2
H ig h L o w
B y te B y te
8 x 2 (A D I) O u tp u t D a ta F o r m a t
A D C C LK
A D C C LK
O u tp u t D a ta
D 7~D 0
A
B
H ig h B y te
L o w B y te
8 x 2 (W M ) O u tp u t D a ta F o rm a t
O u tp u t D a ta
D 7~D 0
A1
A2
H ig h B y te
H ig h B y te
8 x 1 (A D I) O u tp u t D a ta F o r m a t
MUX Register
The MUX register controls the sampling channel order
and the 2-channel mode configuration in the HT82V24.
Bit D8 is used to set the output latency in ADC clock pe-
riod and is only valid when WM mode data output format
is selected. Bit D7 is used when operating in the
3-channel mode or the 2-channel mode. Setting bit D7
high will sequence the MUX to sample the red channel
first, then the green channel, and then the blue channel.
When in the 3-channel mode, the CDSCLK2 rising edge
always resets the MUX to sample the red channel first
(see timing diagrams). When bit D7 is set low, the chan-
nel order is reversed to blue first, green second, and red
third. The CDSCLK2 rising edge will always reset the
MUX to sample the blue channel first. Bits D6, D5 and
D4 are used when operating in 1 or 2-channel mode. Bit
D6 is set high to sample the red channel. Bit D5 is set
high to sample the green channel. Bit D4 is set high to
sample the blue channel. The MUX will remain station-
ary during 1-channel mode. The two channel mode is
selected by setting two of the channel select bits
(D4~D6) high. The MUX samples the channels in the or-
der selected by bit D7. In WM mode, Bits D0~D2 are
used to control the sampling point delay option. Bit D3 is
used to select the rising or falling edge on the CDSCLK1
input pin and generates an internal VSMP pulse. Bits
D0~D3 set to 0 in ADI Mode.
D8
D7
D6
D5
D4
D3
D2
D1
D0
MUX Order
Channel Select
Set to 0 1=R-G-B* 1=RED* 1=GREEN 1=BLUE
Set to 0
0=B-G-R 0=Off
0=Off*
0=Off*
MUX Register Settings (ADI Mode)
Rev. 1.00
7
September 7, 2005
Share Link: 