DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

RS5C316 데이터 시트보기 (PDF) - RICOH Co.,Ltd.

부품명
상세내역
제조사
RS5C316 Datasheet PDF : 38 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
RS5C316A/B
FUNCTIONAL DESCRIPTIONS
1. Addressing
A3
0
0
1
0
2
0
3
0
4
0
5
0
6
0
7
0
8
1
9
1
A1
B1
C1
D1
E1
F1
Address
A2 A1
0
0
0
0
0
1
0
1
1
0
1
0
1
1
1
1
0
0
0
0
0
1
0
1
1
0
1
0
1
1
1
1
Registers
A0
1-second counter
0
Day of the week alarm register 1
10-second counter
1
Day of the week alarm register 2
1-minute counter
0
1-minute alarm register
10-minute counter
1
10-minute alarm register
1-hour counter
0
1-hour alarm register
10-hour counter
1
10-hour alarm register
0 Day of the week counter
1 Interrupt cycle register
0 1-day counter
1 10-day counter
0 1-month counter
1 10-month counter
0 1-year counter
1 10-year counter
0 Control register 1
1 Control register 2
(BANK=0)
(BANK=1)
(BANK=0)
(BANK=1)
(BANK=0)
(BANK=1)
(BANK=0)
(BANK=1)
(BANK=0)
(BANK=1)
(BANK=0)
(BANK=1)
(BANK=0)
(BANK=0, 1)
(BANK=0)
(BANK=0)
(BANK=0)
(BANK=0)
(BANK=0)
(BANK=0)
(BANK=0, 1)
(BANK=0, 1)
D3
S8
AW3
—*2
ALC
M8
AM8
H8
AH8
ALE
CT3
D8
MO8
Y8
Y80
CTFG
12/24
Data *1
D2
D1
D0
S4
S2
S1
AW2
AW1
AW0
S40
S20
S10
AW6
AW5
AW4
M4
M2
M1
AM4
AM2
AM1
M40
M20
M10
AM40
AM20
AM10
H4
H2
H1
AH4
AH2
AH1
P/A, H20
H10
AP/A, AH20 AH10
W4
W2
W1
CT2
CT1
CT0
D4
D2
D1
D20
D10
MO4
MO2
MO1
MO10
Y4
Y2
Y1
Y40
ALFG
NOP
Y20
Y10
WTE*N6/XST*P4 ADJ/BSY *3
BANK *5 TEST *6
*1) All the listed data can be read and written.
*2) The “—” mark indicates data which can be read only and set to “0” when read.
*3) The ADJ/BSY bit of the control register is set to ADJ for write operation and BSY for read operation.
*4) The WTEN/XSTP bit of the control register is set to WTEN for write operation and XSTP for read operation.
*5) The clock/calendar counter and the alarm register can be selected when the BANK=0 and BANK=1 respectively. To designate the BANK is unnec-
essary for interrupt cycle register and control register 1/2.
*6) The WTEN bit and TEST bit are set to “1” when CE is “L”.
7

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]