W88111AF 데이터 시트보기 (PDF) - Winbond

부품명

상세내역

제조사

W88111AF

ATAPI CD-ROM Decoder & Controller

Winbond 

W88111AF/W88112F

ATAPI CD-ROM Decoder & Controller

This specification is subject to change without notice.

TACK - Transfer Acknowledge - (write 07h)

Preliminary/Confidential

Writing register TACK deactivates TENDb(01h.6) and its corresponding microprocessor interrupt

regardless of what data is written.

HEAD0 to HEAD3 - Header Registers - (read 03h to 07h)

These four registers are used to hold the information of Header Bytes of each sector. Header

Registers should be read soon after STAVAb(0F.7) becomes active-low. Note that the header bytes

are untrustful if wrong mode is set while ECC is enabled. If the bit SHDEN(0Bh.0) is enabled,

registers HEAD0-3 are used to hold subheader bytes instead.

BIAL/BIAH - Buffering Initial Address Register - (write 08h/09h)

Before enabling the external RAM buffering, BIAL/BIAH should be set to control the location of the

first byte follows data sync for each data sector. The RAM block for buffering is controlled by the

number in registers DDBL/DDBH(28h/29h) plus one. For convenience of following data transfer, the

microprocessor should set proper value to BIAH/BIAL(FF,F0h for mode-1 and FF,E8h for mode-2)

after the mode is determined so that the first user data byte will locate at offset 00h of each data

block.

BACL, BACH - Buffering Address Counter - (read 0Ah/0Bh)

After enabling the external RAM buffering, Buffering Write Counter are automatically increased by

two , beginning from the value specified by BIAL/BIAH, every time a data word is buffered.

EIAL/EIAH - ECC Initial Address Register- (read 08h/09h, write 0Ch/0Dh)

EIAL/EIAH are used to hold the initial address offset of the data block to be corrected. The content of

BIAL/BIAH(08h/09h) will be automatically loaded to EIAL/EIAH at the beginning of each data sync,

making it unnecessary to read or write EIAL/EIAH during normal operation. The RAM block for ECC

is controlled by the number in registers DDBL/DDBH(28h/29h).

- 16 -

Publication Release Date: Aug, 1996

Preliminary/ Confidential Revision A0.1

Share Link: