DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MFRC522_(2007) 데이터 시트보기 (PDF) - NXP Semiconductors.

부품명
상세내역
제조사
MFRC522_
(Rev.:2007)
NXP
NXP Semiconductors. NXP
MFRC522_ Datasheet PDF : 109 Pages
First Prev 21 22 23 24 25 26 27 28 29 30 Next Last
NXP Semiconductors
MFRC522
Contactless Reader IC
9.2.1.14 BitFramingReg
Adjustments for bit oriented frames.
Table 33: BitFramingReg register (address 0Dh); reset value: 00h
Bit
7
6
5
4
3
2
1
0
Symbol StartSend
RxAlign
-
TxLastBits
Access
w
Rights
r/w
RFU
r/w
Table 34: Description of BitFramingReg bits
Bit
Symbol Description
7
StartSend Set to logic 1, the transmission of data starts.
This bit is only valid in combination with the Transceive command.
6 to 4
RxAlign
Used for reception of bit oriented frames: RxAlign defines the bit position
for the first bit received to be stored in the FIFO. Further received bits are
stored at the following bit positions.
Example:
RxAlign = 0: the LSB of the received bit is stored at bit 0, the second
received bit is stored at bit position 1.
RxAlign = 1: the LSB of the received bit is stored at bit 1, the second
received bit is stored at bit position 2.
RxAlign = 7: the LSB of the received bit is stored at bit 7, the second
received bit is stored in the following byte at bit position 0.
This bits shall only be used for bitwise anticollision at 106 kbit/s. In all
other modes it shall be set to 0.
3
-
Reserved for future use.
2 to 0
TxLastBits Used for transmission of bit oriented frames: TxLastBits defines the
number of bits of the last byte that shall be transmitted. A 000b indicates
that all bits of the last byte shall be transmitted.
9.2.1.15 CollReg
Defines the first bit collision detected on the RF interface.
Table 35: CollReg register (address 0Eh); reset value: XXh
Bit
7
6
5
4
3
2
1
0
Symbol Values
-
CollPos
AfterColl
NotValid
CollPos
Access r/w
RFU
r
r
Rights
Table 36: Description of CollReg bits
Bit
Symbol
Description
7
ValuesAfterColl If this bit is set to logic 0, all receiving bits will be cleared after a
collision. This bit shall only be used during bitwise anticollision at
106 kbit/s, otherwise it shall be set to logic 1.
6
-
Reserved for future use.
5
CollPosNotValid Set to logic 1, if no collision is detected or the position of the collision
is out of the range of bits CollPos.
112132
Product data sheet
Rev. 3.2 — 22 May 2007
© NXP B.V. 2007. All rights reserved.
23 of 109

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]