MFRC522_(2007) 데이터 시트보기 (PDF) - NXP Semiconductors.
부품명
상세내역
제조사
MFRC522_ Datasheet PDF : 109 Pages
| |||
NXP Semiconductors
MFRC522
Contactless Reader IC
9.2.2.9 RxThresholdReg
Selects thresholds for the bit decoder.
Table 55: RxThresholdReg register (address 18h); reset value: 84h
Bit
7
6
5
4
3
2
1
0
Symbol
MinLevel
-
CollLevel
Access
r/w
Rights
RFU
r/w
Table 56: Description of RxThresholdReg bits
Bit
Symbol Description
7 to 4
MinLevel
Defines the minimum signal strength at the decoder input that shall be
accepted. If the signal strength is below this level, it is not evaluated.
3
-
Reserved for future use.
2 to 0
CollLevel
Defines the minimum signal strength at the decoder input that has to be
reached by the weaker half-bit of the Manchester-coded signal to
generate a bit-collision relatively to the amplitude of the stronger half-bit.
9.2.2.10 DemodReg
Defines demodulator settings.
Table 57: DemodReg register (address 19h); reset value: 4Dh
Bit
7
6
5
4
3
2
Symbol
AddIQ
FixIQ
-
TauRcv
Access
r/w
Rights
r/w
RFU
r/w
1
0
TauSync
r/w
Table 58: Description of DemodReg bits
Bit
Symbol Description
7 to 6 AddIQ
Defines the use of I and Q channel during reception
Remark: FixIQ has to be set to logic 0 to enable the following settings.
Value Description
00
Select the stronger channel
01
Select the stronger channel and freeze the selected during
communication
10
Reserved
11
Reserved
5
FixIQ
If set to logic 1 and the bits AddIQ are set to X0b, the reception is fixed to
I channel.
If set to logic 1 and the bits AddIQ are set to X1b, the reception is fixed to
Q channel.
4
-
Reserved for future use.
3 to 2 TauRcv Changes the time constant of the internal PLL during data reception.
Remark: If set to 00b, the PLL is frozen during data reception.
1 to 0 TauSync Changes the time constant of the internal PLL during burst.
112132
Product data sheet
Rev. 3.2 — 22 May 2007
© NXP B.V. 2007. All rights reserved.
30 of 109
Share Link: 