OR2C04A 데이터 시트보기 (PDF) - Lattice Semiconductor

부품명

상세내역

제조사

OR2C04A

ORCA® Series 2 Field-Programmable Gate Arrays

Lattice Semiconductor 

Data Sheet

January 2002

ORCA Series 2 FPGAs

Timing Characteristics (continued)

Table 48. Series 2 Master Serial Configuration Mode Timing Characteristics

OR2CxxA Commercial: VDD = 5.0 V ± 5%, 0 °C ≤ TA ≤ 70 °C; OR2CxxA Industrial: VDD = 5.0 V ± 10%, –40 °C ≤ TA ≤ +85 °C.

OR2TxxA/B Commercial: VDD = 3.0 V to 3.6 V, 0 °C ≤ TA ≤ 70 °C; OR2TxxA/B Industrial: VDD = 3.0 V to 3.6 V,

–40 °C ≤ TA ≤ +85 °C.

Parameter

Symbol

Min

Nom

Max

Unit

DIN Setup Time

TS

60.0

—

—

ns

DIN Hold Time

TH

0

—

—

ns

CCLK Frequency (M3 = 0)

FC

3.8

10.0

15.2

MHz

CCLK Frequency (M3 = 1)

FC

0.48

1.25

1.9

MHz

CCLK to DOUT Delay

TD

—

—

30

ns

Note: Serial configuration data is transmitted out on DOUT on the falling edge of CCLK after it is input DIN.

CCLK

TS

DIN

DOUT

TH

BIT N

TD

BIT N

Figure 66. Master Serial Configuration Mode Timing Diagram

5-4532(F)

Lattice Semiconductor

161

Share Link: