P83C180AER/001 데이터 시트보기 (PDF) - Philips Electronics

부품명

상세내역

제조사

P83C180AER/001

Microcontrollers for monitors with DDC interface, auto-sync detection and sync proc.

Philips Electronics 

Philips Semiconductors

Microcontrollers for monitors with DDC

interface, auto-sync detection and sync proc.

Product specification

P83Cx80; P87C380

BIT

SYMBOL

DESCRIPTION

2

ADCE ADC channel enable. This flag enables the ADC function and also switches the pins

ADC0/P3.2 and ADC1/P3.3 to the ADC inputs function. If ADCE = 1, the ADC function

is enabled and the pin functions are ADC0 and ADC1 respectively. If ADCE = 0, the

ADC function is disabled and the pin functions are I/O ports P3.2 and P3.3 respectively.

1

P14LVL Polarity selection bit for the PWM10 output (14-bit PWM). If P14LVL = 1, PWM10

output is inverted. If P14LVL = 0, PWM10 output is not inverted.

0

P8LVL Polarity selection bit for the PWM0 to PMM9 outputs (8-bit PWM). If P8LVL = 1,

PWM0 to PWM9 outputs are inverted. If P8LVL = 0, PWM0 to PWM9 outputs are not

inverted.

7.3.3 ADC CONTROL REGISTER (ADCDAT)

Table 9 ADC Control Register (SFR address C1H)

7

6

5

4

−

−

DACHL

DAC3

3

DAC2

2

DAC1

1

DAC0

0

COMP

Table 10 Description of ADCDAT bits

BIT

7 to 6

5

SYMBOL

−

DACHL

4 to 1

DAC3 to DAC0

0

COMP

DESCRIPTION

Reserved.

ADC input channels selection. If DACHL = 1, then input channel

ADC1 is selected. If DACHL = 0, then input channel ADC0 is selected.

Reference voltage level selection. The 4 bits select the analog output

voltage (Vref) of the 8-bit DAC. For Vref values see Table 31.

Comparison result; read only. If COMP = 1, then the ADC input

voltage is higher than the reference voltage. If COMP = 0, then the ADC

input voltage is lower than the reference voltage.

7.3.4 14-BIT PWM DATA LATCHES (PWM10H AND PWM10L)

Table 11 PWM High-byte Data Latch (PWM10H; SFR address C6H)

7

EW1

6

5

4

3

PWM10H.6 PWM10H.5 PWM10H.4 PWM10H.3

2

PWM10H.2

1

PWM10H.1

0

PWM10H.0

Table 12 Description of PWM10H bits

BIT

7

6 to 0

SYMBOL

DESCRIPTION

EW1

Watchdog Timer enable flag. This flag is associated with the flag EW2

(SFR DFCON) and EW0 (SFR PWM10L) to form the enable/disable

control key for the Watchdog Timer; see Tables 8 and 14.

PWM10H.6 to PWM10H.0 7 upper data bits for the 14-bit PWM.

1997 Dec 12

14

Share Link: