CS61574A 데이터 시트보기 (PDF) - Cirrus Logic

부품명

상세내역

제조사

CS61574A

T1/E1 Line Interface

Cirrus Logic 

CS61574A CS61575

CS

SCLK

SDI

SDO

R/W 0 0 0 0 1 0 0 D0 D1 D2 D3 D4 D5 D6 D7

Address/Command Byte

Data Input/Output

D0 D1 D2 D3 D4 D5 D6 D7

Figure 13. Input/Output Timing

An address/command byte, shown in Table 9, pre-

cedes a data register. The first bit of the

address/command byte determines whether a read

or a write is requested. The next six bits contain

the address. The line interface responds to address

16 (0010000). The last bit is ignored.

LSB, first bit 0

1

2

3

4

5

6

MSB, last bit 7

R/W

ADDP

ADD1

ADD2

ADD3

ADD4

-

X

Read/Write Select; 0 = write, 1 = read

LSB of address, Must be 0

Must be 0

Must be 0

Must be 0

Must be 1

Reserved - Must be 0

Don’t Care

Table 9. Address/Command Byte

The data register, shown in Table 10, can be writ-

ten to the serial port. Data is input on the eight

clock cycles immediately following the ad-

dress/command byte. Bits 0 and 1 are used to

clear an interrupt issued from the INT pin, which

occurs in response to a loss of signal or a problem

with the output driver.

Writing a "1" to either "Clear LOS" or "Clear

DPM" over the serial interface has three effects:

1) The current interrupt on the serial interface

will be cleared. (Note that simply reading

the register bits will not clear the inter-

rupt).

2) Output data bits 5, 6 and 7 will be reset as

appropriate.

3) Future interrupts for the corresponding LOS

or DPM will be prevented from occurring.

Writing a "0" to either "Clear LOS" or "Clear

DPM" enables the corresponding interrupt for

LOS or DPM.

Output data from the serial interface is presented

as shown in Tables 11 and 12. Bits 2, 3 and 4 can

be read to verify line length selection. Bits 5, 6

and 7 must be decoded. Codes 101, 110 and 111

(Bits 5, 6 and 7) indicate intermittent loss of sig-

nal and/or driver problems.

SDO goes to a high impedance state when not in

use. SDO and SDI may be tied together in appli-

cations where the host processor has a

bi-directional I/O port.

LSB, first bit 0 clr LOS Clear Loss Of Signal

in 1 clr DPM Clear Driver Performance

2 LEN0 Bit 0 - Line Length Select

3 LEN1 Bit 1 - Line Length Select

4 LEN2 Bit 2 - Line Length Select

5 RLOOP Remote Loopback

6 LLOOP Local Loopback

MSB, last bit 7 TAOS Transmit All Ones Select

in

Table 10. Input Data Register

18

LSB, first bit 0

in 1

2

3

4

LOS

DPM

LEN0

LEN1

LEN2

Loss Of Signal

Driver Performance

Bit 0 - Line Length Select

Bit 1 - Line Length Select

Bit 2 - Line Length Select

Table 11. Output Data Bits 0 - 4

DS154F2

Share Link: