DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

UC1608XFAC 데이터 시트보기 (PDF) - Unspecified

부품명
상세내역
제조사
UC1608XFAC Datasheet PDF : 42 Pages
First Prev 11 12 13 14 15 16 17 18 19 20 Next Last
UC1608
128x240 Matrix LCD Controller-Drivers
LCD VOLTAGE SETTING
MULTIPLEX RATES
Multiplex Rates (MR) is software programmable.
Two MR is supported: 96, 128.
BIAS RATIO SELECTION
Bias Ratio (BR) is defined as the ratio between
VLCD and VBIAS, i.e.
BR = VLCD /VBIAS,
where VBIAS = VB1+ – VB1– = VB0+ – VB0–.
The theoretical optimum Bias Ratio can be
estimated by Mux +1. In some applications, BR
is set to be 10~15% lower than the optimum value
calculated above in order to lower VLCD by 5~6%.
Such setting generally will not cause visible change
in image quality.
UC1608 supports four BR as listed below. BR can
be selected by software program.
BR
0
1
2
3
Bias Ratio 10.7 11.3 12 12.7
Table 2: Bias Ratios
TEMPERATURE COMPENSATION
Four (4) different temperature compensation
coefficients can be selected via software. The four
coefficients are given below:
TC
o
% per C
0
1
2
3
0.0 –0.05 –0.10 –0.20
Table 4: Temperature Compensation
VLCD GENERATION
VLCD may be supplied either by internal charge
pump or by external power supply. The source of
VLCD is controlled by PC[2:1]. For good product
performance it is recommended to keep VLCD under
13V at room temperature.
When VLCD is generated internally, the voltage level
of VLCD is determined by four control registers: BR
(Bias Ratio), GN (Gain), PM (Potentiometer), and
TC (Temperature Compensation), with the
following relationship:
VLCD = (CV 0 + CPM × PM ) × (1 + (T 25) × CT %)
where
CV0 and CPM are two constants, whose value
depends on the BR-GN register setting. The
values are provided in the table on the next
page,
PM is the numerical value of PM register,
T is the ambient temperature in OC, and
CT is the temperature compensation coefficient
as selected by TC register.
LOAD DRIVING STRENGTH
The power supply circuit of UC1608 is designed to
handle LCD panels with load capacitance up to
~20nF when VDD2 = 2.5V. For larger LCD panels
use higher VDD and COF packaging.
(Revision 0.52 Preview)
15

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]